

# Fully integrated controller for multiport smart chargers



#### **Features**


- ZVS non-complementary active clamp flyback controller with synchronous rectification and USB-PD 3.1 PPS interface
- ARM® 32-bit Cortex®-M0+ MCU with 64 kB flash memory for digital power control and USB protocol
  - FW programmable secondary side MCU controls both synchronous rectifier and ZVS active clamp flyback on the primary side to improve system efficiency in every condition
  - High switching frequency operations in companion with MasterGaN power stage allow to use small size magnetic components, including planar transformers
- Reinforced galvanically isolated dual communication channel compliant with IEC 62368-1:
  - 4 kV pk transient voltage
  - 9.6 kV pk 1min hipot type testing
  - 6.4 kV pk 1s hipot production testing
- 800 V high voltage startup with integrated input voltage sensing and Brownin/out functions
- Active input filter capacitor discharge circuitry for reduced standby power compliant with IEC 62368-1
- Fully Integrated USB-PD PHY with 24 V tolerant protection, and integrated load switch driver

# Product label SUSTAINABLE TECHNOLOGY

**Product status link** 

ST-ONEMP

Figure 1. Typical system block diagram



# **Application**

 USB-PD chargers and adapters up to 100 W for smartphones, tablets, laptops and other handheld equipment

#### **Description**

The ST-ONEMP is the world's first digital controller embedding ARM Cortex M0+ core, an offline programmable controller with synchronous rectification, and USB PD PHY in a single package. Such a system is specifically designed to control ZVS non-complementary active clamp flyback converters to create high power density chargers and adapters with a first USB-PD interface and a second output.

The device includes an active clamp flyback controller and its HV startup on the primary side, a microcontroller and all the peripherals required to control the conversion and the USB-PD communication on the secondary side. The two sides are connected through an embedded galvanically isolated dual communication channel. By using a novel non-complementary control technique and specifically designed power modes the device allows to reach both high efficiency and low no load power consumption

The device is delivered with a pre-loaded firmware which handles both the power conversion and the communication protocols for USB-PD including optional PPS and electronically marked cable management.

The output power and available PDOs on the USB-PD port can be changed according to a power sharing pin input to allow power sharing with a second output.


A dedicated memory stores a default device configuration during factory process. The user can change or adapt this memory area to fit the final product specifications.



# ST-ONEMP block diagram

Oring FET Driver & Ch. pump VDRV Clamp CORTEX M0+ SMEDs

Figure 2. ST-ONEMP block diagram



DS13989 - Rev 2 page 2/39



# 2 Pin connections and description

GPI00 HV GPI01 nc [ CSP nc [ hcsм nc 🗆 **∆**V1V2 POTP [ SSGND SSE SV3V OVP PVCC [ svcc Proses PGND [ CC1 P3V3 [ □CC2 HON LON SSGND DORGD EN\_OUT [ SPGND osc DT SRGD SRVDS LEB DVDRV ISEN РИМР PGND

Figure 3. Pin connection (top view)

Table 1. Pin functions

Pin	Name	Function
		High voltage start-up generator / ac voltage sensing input. The pin, able to withstand 800 V, must be connected to the ac side of the input bridge via a pair of diodes to sense the ac input voltage.
1	HV	When the voltage on the pin is higher than $V_{HVStart}$ , an internal pull-up circuit charges the capacitor connected between the pin PVCC and PGND.
		The pin is used also to sense the ac voltage, which is used by ac brown-out and X-cap discharge functions.
2,3,4	nc	High voltage spacer. The pin is not connected internally to increase spacing between the high-voltage pin and the other pins.
5	POTP	Primary side overtemperature protection. Pulling this pin below V <sub>POVTH</sub> shuts down the IC.
6	SS	Soft-start setting. Connect a capacitor to PGND to set the soft-start duration.
7	OVP	Aux winding sense for overvoltage protection.
8	PVCC	Primary side supply voltage pin. The internal high voltage generator allows to charge an external capacitor connected between this pin and PGND before the converter starts up. A small bypass capacitor (0.1 µF typ.) to PGND must be placed close to the pins to get a clean bias voltage.
9	PGND	Primary side ground. Reference for I/Os.
10	P3V3	Primary side internal supply regulator bypass capacitor.
11	HON	High-side gate-drive control signal.
12	LON	Low-side gate-drive control signal.
13	EN_OUT	Enable signal for an external driver. Improves efficiency during bursts in case the driver supports this functionality.

DS13989 - Rev 2 page 3/39



Pin	Name	Function
14	osc	Oscillator pin. A resistor from the pin to PGND defines the switching frequency during the initial soft-start.
15	DT	Deadtime programming. A resistor from this pin to PGND sets the deadtime during soft-start and minimum deadtime during functional mode.
16	LEB	Leading edge blanking time programming. A resistor from this pin to ground sets the leading edge blanking time for the ISEN comparator.
17	ISEN	Current sense (PWM comparator) input. The voltage on this pin is compared with an internal reference to turn off LON.
18	PGND	Primary side signal ground. Reference for analog signals.
19	PUMP	Charge pump pin 1. Used to power the IC when SVCC drops below 5 V.
20	VDRV	Driver supply.
21	SRVDS	Output winding voltage sense. Connect to sync FET drain through a clamping MOSFET.
22	SRGD	Synchronous rectifier gate driver.
23	SPGND	Secondary side power ground. Current return for the sync FET gate-drive current.
		Load switch gate drive.
24	ORGD	The pin controls the gate of a N type MOSFET on the positive output terminal to disconnect the output.
25	SSGND	Secondary side signal ground.
200	000	USB Type-C CC2 pin. Used for USB-PD compliant communication or alternate function as
26	CC2	DN / GPIO3 / I2C-SCL / UART-TX. <sup>(1)</sup>
27	001	USB Type-C CC1 pin. Used for USB-PD compliant communication or alternate function as
27	CC1	DP / GPIO2 / I2C-SDA / UART-RX. <sup>(1)</sup>
28	VOSNS	Output voltage sense. Used to sense the voltage at the power supply output port (after the load switch). The pin is used also for the bleeding function.
29	SVCC	Secondary side VCC. The device senses and controls the converter output through this pin.
30	SV3V	3.3 V Regulated supply for the IC. Connect a 1µF capacitor from this pin to SSGND.
31	SSGND	Secondary side signal ground.
32	V1V2	1.2 V regulated supply for the IC. Connect a 4.7µF capacitor from this pin to SSGND.
33	CSM	Output current sense pin. Connect to the negative side of sense resistor on the ground path.
34	CSP	Output current sense pin. Connect to the positive side of sense resistor on the ground path to sense the current drawn by the load.
35	GPIO1	Power sharing input pin. Can be reconfigured as general purpose digital I/O, digital interface, analog input or alternate function as
		SWD-CLK / UART-TX / I2C-SCL.(2)
		Power Good for the second output regulator. Can be reconfigured as general purpose digital I/O, digital interface, analog input or alternate function as
36	GPIO0	SWDIO-TMS / UART-RX / I2C-SDA. <sup>(2)</sup>
		The pin is also used to enter in programming/boot mode at IC startup. Connect a $100k\Omega$ pullup to SV3V to avoid unwanted entry in boot mode at startup, unless this function is configured as disabled.

<sup>1.</sup> The firmware loaded on ST-ONEMP configures the pins as either USB-PD or programming interface. The default configuration is USB-PD

DS13989 - Rev 2 page 4/39

<sup>2.</sup> Alternate functions are not supported by the preloaded firmware.



# 3 Electrical ratings

Stresses above the absolute maximum ratings listed in Table 2. Absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 2. Absolute maximum ratings

Symbol	Pin	Parameter	Value	Unit
$V_{HV}$	HV	Voltage range (referenced to PGND)	-1 to 800	V
V <sub>PVCC</sub>	PVCC	Primary side supply voltage	-0.3 to 18	V
V <sub>PV3V</sub>	P3V3	3.3 V supply range	-0.3 to 3.6	V
I <sub>OVP</sub>	OVP	Maximum clamp source/sink current on OVP	-200 to 200	μA
V <sub>HON</sub> , V <sub>LON</sub> , V <sub>EN_OUT</sub>	HON, LON, EN_OUT	Voltage range	-0.3 to 5.5	V
$V_{AMRPri}$	Other primary side pins	Primary side analog Inputs & Outputs	-0.3 to 3.6	V
	Secondary side	voltages, referred to SSGND		
V <sub>CC1</sub> , V <sub>CC2</sub>	CC1, CC2	USB connector IOs	-0.3 to 24	V
V <sub>VOSNS</sub> , V <sub>SVCC</sub>	VOSNS, SVCC	Output voltage sense & VCC	-0.3 to 24	V
$V_{PUMP}$	PUMP	Charge pump pin, referred to SPGND	-0.3 to 15	V
$V_{ORGD}$	ORGD	Oring FET gate driver voltage range	-0.3 to 29	V
V <sub>CSP</sub> , V <sub>CSM</sub>	CSP,CSM	Current sense voltage range	-0.3 to 3.6	V
V <sub>SV3V</sub>	SV3V	3 V supply voltage range	-0.3 to 3.6	V
V <sub>V1V2</sub>	V1V2	1.2 V supply voltage range	-0.3 to 2	V
$V_{VDRV}$	VDRV	Secondary side driver voltage	-0.3 to 24	V
V <sub>SRGD</sub>	SRGD	Sync FET gate driver voltage range	-0.3 to 18	V
V <sub>SRVDS</sub>	SRVDS	Drain sense voltage range	-2 to 28	V
$V_{GPIO}$	GPIO0,GPIO1	GPIO voltage	-0.3 to 3.6	V
V <sub>SPGND</sub>	SPGND	Power ground vs. signal ground	-1 to 1	V

Table 3. Maximum operating conditions

Symbol	Pin	Parameter	Value	Unit
V <sub>HV</sub>	HV	Voltage range (referenced to PGND)	-1 to 450	V
V <sub>PVCC</sub>	PVCC	Primary side supply voltage	-0.3 to 16	V
C <sub>IO</sub>	HON, LON, EN_OUT	Capacitive load on primary side digital outputs	0 to 10	pF
V <sub>CSP</sub> , V <sub>CSM</sub>	CSP,CSM	Current sense voltage range	-0.3 to 1	V
V <sub>SVCC</sub> , V <sub>VOSNS</sub> , V <sub>VDRV</sub>	SVCC, VOSNS, VDRV	Secondary side voltage range	-0.3 to 22.5	V

DS13989 - Rev 2 page 5/39



# 4 ESD immunity levels

Table 4. ESD immunity levels

Mode	Pin	Reference specification	Value	Unit
НВМ	All	According to JS-001	+/- 2	kV
CDM	All	According to JS-002	+/- 500	V

DS13989 - Rev 2 page 6/39



# 5 Thermal data

Table 5. Thermal data

Symbol	Parameter	Max. value	Unit
R <sub>th j-amb</sub>	Thermal Resistance, Junction-to-ambient <sup>(1)</sup>	65	°C/W
TJ	Junction Temperature Range	-40 to 125	°C
T <sub>STG</sub>	Storage Temperature	-55 to 150	°C

<sup>1.</sup> Simulated, device mounted on 1s1p board

DS13989 - Rev 2 page 7/39



# 6 Safety data

Table 6. Insulation safety data according to IEC 62368

Parameter	Value
Insulation type	Reinforced
Transient voltage	4 kV
Electric strength test (type test)	9.6 kV / 1 min
Electric strength test (routine test)	6.4k V / 1 sec
Clearance	8 mm
Creepage	8 mm

Table 7. Insulation safety data according to UL 1577

Parameter	Value
Isolation Voltage	3770 Vrms
Transmitter maximum current	11 mA
Receiver maximum current	91 mA
Transmitter maximum power	1100 mW
Receiver maximum current	130 mW
Maximum operating ambient temperature	85 °C
Maximum junction temperature	125 °C
Maximum storage temperature	150 °C
Maximum data rate	1 MHz

Table 8. X-Cap discharge safety data according to IEC 62368

Parameter	Value
Maximum line voltage	240 Vrms + 10%
Overvoltage category	II
External capacitor value	47 nF – 2.2 μF
Series resistor value	330 Ω – 4700 Ω

DS13989 - Rev 2 page 8/39



# 7 Electrical data

 $T_J$  = -40 to 125 °C,  $V_{PVCC}$  = 12 V,  $V_{SVCC}$  = 5 V , unless otherwise specified.

**Table 9. Electrical characteristics** 

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
		Primary side	'			
Supply volta	ige					
V <sub>PVCCOn</sub>	Turn-on threshold		13	14	15	V
V <sub>PVCCOff</sub>	UVLO / Restart threshold		6	6.5	7	V
V <sub>P3V3</sub>	Primary side 3V3 regulator voltage	Iload < 4 mA	3.1	3.3	3.5	V
Supply curre	ent					
I <sub>pq</sub>	Quiescent current	Before turn-on			0.55	mA
I <sub>cc</sub>	Operating supply current	Fsw=300 kHz, $R_{DT} = R_{LEB} = 12 \text{ kohm},$ $C_{EN} = C_{LON} = C_{HON} = 10 \text{ pF}$		2.8		mA
I <sub>burst</sub>	Current during burst mode				1.1	mA
I <sub>qdis</sub>	Shutdown quiescent current	Device latched			0.57	mA
High voltage	e start-up generator					
$V_{HV}$	HV breakdown voltage	I <sub>HV</sub> < 100 μA	800			V
V <sub>HVStart</sub>	HV pin start-up voltage			30		V
V <sub>PVCC_SO</sub>	Switchover threshold			1		V
		$V_{HV} > V_{HVStart}$ $V_{PVCC} > V_{PVCC\_SO}$		7		mA
I <sub>HVON</sub>	ON-state current	$V_{HV} > V_{HVStart}$ $V_{PVCC} < V_{PVCC}$ so		1		mA
I <sub>HVOFF</sub>	Leakage current (Off-state)	V <sub>HV</sub> = 400 V		20		μА
X-cap disch	arge					
T <sub>XCDDET</sub>	Detection time			64		ms
$V_{HVmin}$	Peak residual voltage	I <sub>HV,DIS</sub> > 4.2 mA			45	V
I <sub>HVDIS</sub>	Discharge current	V <sub>HV</sub> > 45 V	5			mA
V <sub>PVCCClamp</sub>	PVCC clamp voltage during X-Cap			7		V
AC brown-ir	n/out					
V <sub>HVpk_BO</sub>	Brown-out threshold	Peak voltage	94	100	106	V
V <sub>HVpk_BI</sub>	Brown-in threshold	Peak voltage	108	115	122	V

DS13989 - Rev 2 page 9/39



Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
V <sub>HVpk_BI</sub>	Brown-in/out hysteresis	Peak voltage		15		V
T <sub>BODG</sub>	Brown-out deglitch time		48	60	72	ms
T <sub>DB_BI</sub>	Brown-in deglitch time			500		μs
Overtemper	ature protection			'		
V	Overtemperature	Pin falling (temperature rising)	0.57	0.6	0.63	V
$V_{POVTH}$	threshold	Pin rising (temperature falling)	1.12	1.24	1.36	
I <sub>POTP</sub>	POTP pull-up current	V <sub>POTP</sub> = 0.6 V	18	20	22	μA
Soft-start	'			'		'
I <sub>SS</sub>	Soft start current	V <sub>SS</sub> = 0.25 V	1.7	2	2.3	μA
_	Deadtime duration	R <sub>DT</sub> = 100 kΩ	240	300	360	ns
T <sub>DT_SS</sub>	during soft-start	R <sub>DT</sub> = 12.1 kΩ	32	40	48	ns
	Off-time duration	R <sub>OSC</sub> = 470 kΩ	8	10	12	μs
T <sub>OFFSS</sub>	during soft-start	R <sub>OSC</sub> = 47 kΩ	0.8	1	1.2	μs
V <sub>SSEND</sub>	Soft-start timeout voltage		0.55	0.6	0.65	V
Overvoltage	protection					
V <sub>OVTH</sub>	Overvoltage threshold (for flyback aux winding)		1.12	1.24	1.36	V
I <sub>OVTH</sub>	Overvoltage threshold (for forward aux winding)		17	20	23	μA
	Clamping voltage on	OVP sourcing 20 uA	-0.1	0	0.1	V
V <sub>OVCLAMP</sub>	OVP pin	OVP sinking 20 uA	3.1	3.3	3.5	V
T <sub>OVFILT</sub>	OVP time filtering		2	4	6	μs
Overcurrent	t protection				ı	
V <sub>OCTH</sub>	Overcurrent threshold		0.8	0.9	1.0	V
Burst mode						
T <sub>IsoPWMTO</sub>	IsoPWM absence time to trigger sleep mode entry	From PWM falling edge		60		μs
Current mod	de unit					
G <sub>TV</sub>	Time to voltage conversion gain	IsoPWM Ton = 380 ns	0.59	0.66	0.73	V/µs
V <sub>IPKCLAMP</sub>	Maximum threshold		0.5	0.525	0.55	V
т	Blanking time (from	R <sub>LEB</sub> = 100 kOhm	240	300	360	ns
T <sub>LEB</sub>	LON rising edge)	R <sub>LEB</sub> = 12.1 kΩ	33	41	49	ns
T <sub>CSDEL</sub>	Total time between CS crossing and LON turn-off	Including driver delay. dV/dt = 2 V/us. Time to 50%			25	ns
V <sub>PCSOFF</sub>	CS comparator offset		-22	0	22	mV
	1					

DS13989 - Rev 2 page 10/39



Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
-	LS to HS deadtime	R <sub>DT</sub> = 100 kΩ	120	150	190	ns
T <sub>DT</sub>	duration during normal mode	R <sub>DT</sub> = 12.1 kΩ	15	22	30	ns
R <sub>LEB</sub> OPEN	protection (ROP)					
R <sub>LEB_OPEN</sub>	Maximum R <sub>LEB</sub> resistance to trigger		0.8	1.0	1.25	ΜΩ
IO electrical	the protection					
IO electrical						
V <sub>OH</sub>	LON/HON high voltage	Pin sourcing 4 mA	4			V
$V_{OL}$	LON/HON low voltage	Pin sinking 4 mA			0.4	V
		Secondary side	-			
Supply volta	age					
V <sub>SVCCOP</sub>	Secondary side operative range		3.05		22.5	V
V <sub>SVCCON</sub>	Secondary side turn- on threshold		3.3	3.5	3.7	V
V <sub>SUVLO</sub>	Secondary side UVLO threshold			3	3.05	V
V <sub>SV3V</sub>	Secondary side 3 V regulator voltage	lload <sup>(1)</sup> < I <sub>SV3V</sub> (2 mA) V <sub>SVCC</sub> > 3.3	3.1	3.2	3.3	V
I <sub>SV3V</sub>	Maximum current capability from SV3V for external circuitry		2			mA
V <sub>CPON</sub>	Charge pump turn-on threshold (hysteretic mode)	In burst mode		8		V
V <sub>CPOFF</sub>	Charge pump turn-off threshold (hysteretic mode)	In burst mode		8.4		V
Supply curr	ent					
Isvcc	Operating supply current			18		mA
I <sub>sleep</sub>	Deep sleep mode supply current	SVCC=5 V		1.4		mA
SR gate driv	/er					
		SRDRVCONF(2) = 11		5		V
V <sub>SRON</sub>	SP driving voltage	SRDRVCONF <sup>(2)</sup> = 10		7		V
	SR driving voltage	SRDRVCONF <sup>(2)</sup> = 01		9		V
		SRDRVCONF <sup>(2)</sup> = 00		11		V
	Driver propagation	Turn-on, time to 10%			20	ns
T <sub>SRPROP</sub>	delay	Turn-off, time to 90%		15	20	ns
T <sub>SRRISE</sub>	Driver rise time	10% to 90%, 1 nF load		40	65	ns
T <sub>SRFALL</sub>	Driver fall time	90% to 10%, 1 nF load		20	40	ns
I <sub>DRVSRC</sub>	Driver source current	,		0.45	-	A
I <sub>DRVSNK</sub>	Driver sink current			0.6		A

DS13989 - Rev 2 page 11/39



Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
Load switch	n gate driver					
I <sub>ORON</sub>	Load switch turn-on current			10		μА
V <sub>ORON</sub>	Load switch-on	Referred to SVCC SVCC < 12 V	4	5	7	V
	voltage	Referred to SVCC SVCC >= 12 V	4	5	6.5	V
Current ser	ise					
V <sub>CSM</sub>	CSM input range <sup>(3)</sup>		0		50	mV
V <sub>SCSOFF</sub>	Current sense input offset	Including ADC accuracy Input signal > 4 mV	-0.5		0.5	mV
V <sub>CSFSR</sub>	Current sense full scale range	CSP – CSM voltage		25		mV
CMRR	Common mode rejection	100 kHz – 1 MHz, 10 mV signal <sup>(4)</sup>	50			dB
Voltage sen	se					
	Full scale range for	VSET <sup>(5)</sup> = 00		6		V
$V_{FSR}$	SVCC & VOSNS reading	VSET <sup>(5)</sup> = 01		12		V
		VSET <sup>(5)</sup> = 10		24		V
	Gain error	Including ADC contribution $T_j = 0$ to 125 °C.	-1		1	%
	Offset	Including ADC contribution $T_j = 0$ to 125 °C	-0.2% * V <sub>FSR</sub>		0.2% * V <sub>FSR</sub>	V
Adc						
N <sub>bit</sub>	Number of bits			12		
INL	Integral non linearity	$3\% V_{REF} < V_{IN} < 95\% V_{REF}^{(4)}$	-3		3	LSE
DNL	Differential non linearity	3% V <sub>REF</sub> < V <sub>IN</sub> < 95% V <sub>REF</sub> <sup>(4)</sup>	-2		2	LSE
Nake-up co	mparator					
		DAC <sup>(2)</sup> = 0000, FSR <sup>(5)</sup> = 6 V		4.9		V
		DAC <sup>(2)</sup> = 0001, FSR <sup>(5)</sup> = 6 V		4.95		V
		DAC <sup>(2)</sup> = 0010, FSR <sup>(5)</sup> = 6 V		5		V
		DAC <sup>(2)</sup> = 0011, FSR <sup>(5)</sup> = 6 V		5.05		V
		DAC <sup>(2)</sup> = 0100, FSR <sup>(5)</sup> = 12 V		8.82		V
		DAC <sup>(2)</sup> = 0101, FSR <sup>(5)</sup> = 12 V		8.91		V
$V_{\mathrm{WUP}}$	Wake-up threshold	DAC <sup>(2)</sup> = 0110, FSR <sup>(5)</sup> = 12 V		9		V
		DAC <sup>(2)</sup> = 0111, FSR <sup>(5)</sup> = 12 V		9.09		V
		DAC <sup>(2)</sup> = 1100, FSR <sup>(5)</sup> = 24 V		11.76		V
		DAC <sup>(2)</sup> = 1101, FSR <sup>(5)</sup> = 24 V		11.88		V
		DAC <sup>(2)</sup> = 1110, FSR <sup>(5)</sup> = 24 V		12		V
		DAC <sup>(2)</sup> = 1111, FSR <sup>(5)</sup> = 24 V		12.12		V
		DAC <sup>(2)</sup> = 1000, FSR <sup>(5)</sup> = 24 V		14.7		V

DS13989 - Rev 2 page 12/39



Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
		DAC <sup>(2)</sup> = 1001, FSR <sup>(5)</sup> = 24 V		14.85		V
		DAC <sup>(2)</sup> = 1010, FSR <sup>(5)</sup> = 24 V		15		V
		DAC <sup>(2)</sup> = 1010, FSR <sup>(5)</sup> = 24 V		15.15		V
$V_{\text{WUP}}$	Wake-up threshold	DAC <sup>(2)</sup> = 0000, FSR <sup>(5)</sup> = 24 V		19.6		V
		DAC <sup>(2)</sup> = 0001, FSR <sup>(5)</sup> = 24 V		19.8		V
		DAC <sup>(2)</sup> = 0010, FSR <sup>(5)</sup> = 24 V		20		V
		DAC <sup>(2)</sup> = 0011, FSR <sup>(5)</sup> = 24 V		20.2		V
V <sub>WUPACC</sub>	Wake-up threshold accuracy		-0.9%		0.9%	
		HYST <sup>(2)</sup> = 00, FSR <sup>(5)</sup> = 6 V		13.5		mV
V <sub>WUPHYSY</sub>		HYST <sup>(2)</sup> = 01, FSR <sup>(5)</sup> = 6 V		18		mV
	Hysteresis	HYST <sup>(2)</sup> = 10, FSR <sup>(5)</sup> = 6 V		24		mV
		HYST <sup>(2)</sup> = 11, FSR <sup>(5)</sup> = 6 V		34.5		mV
SR compara	ators					
V <sub>THSR1V</sub>	SR1V comparator threshold		0.7	1	1.3	V
T <sub>DSR1V</sub>	SR1V comparator delay	DVS falling @ 0.2 V/ns		20	30	ns
V <sub>THIZCD</sub>	IZCD threshold		-5	0	2	mV
T <sub>DIZCD</sub>	IZCD comparator delay	DVS rising @ 0.1 V/μs		50	80	ns
V <sub>DYNZCD</sub>	VZCD dynamic comparator threshold	Negative step starting from SVCC – 1		1		V
Bleeding re	sistor					
	SVCC / VOSNS	ISET <sup>(6)</sup> = 0, V > 0.8 V	7	10		mA
I <sub>BLEED</sub>	Bleeding current	ISET <sup>(6)</sup> = 1, V > 0.8 V	14	20		mA
R <sub>CCBLD</sub>	CC Bleeder resistance	V > 0.8 V		2500	4000	Ω
Clock						
E	Master clock	T <sub>j</sub> = 0 – 125 °C	126.7	132	136.3	MHz
F <sub>CK</sub>	frequency	T <sub>j</sub> = -40 – 125 °C	126.7	132	137.3	MHz
F <sub>CKLF</sub>	Low frequency clock		60	66	72	kHz
Internal tem	perature sense					
T <sub>ACC</sub>	Temperature reading accuracy	ADC reading <sup>(4)</sup>	-10		10	K
GPIO electri	ical data					
V <sub>OHGPIO</sub>	GPIO0/1 high voltage	Pin sourcing 8 mA, digital mode	2.4			V
V <sub>OLGPIO</sub>	GPIO0/1 low voltage	Pin sinking 8 mA, digital mode			0.4	V
V <sub>IHGPIO</sub>	GPIO0/1 input high voltage	Digital mode	2			V
V <sub>ILGPIO</sub>	GPIO0/1 input low	Digital mode			0.8	V

DS13989 - Rev 2 page 13/39



Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
VCONN						
R <sub>VCONN</sub>	Vconn switch resistance to SVCC	SVCC = 5 V		20		Ω
CC cable co	nnection wakeup			'		
V <sub>THCCWUP</sub>	CC wake-up threshold		2.5	2.6	2.7	V
CC Commu	nication Wakeup					
	CC communication threshold	Rising		0.85		V
	CC communication threshold	Falling		0.25		V
CC OVP						
V <sub>CCOVP</sub>	CC OVP threshold		5.5	6		V
CC pullup						
I <sub>CCPUVMAX</sub>	CC Pull-up current at V <sub>CCPUMAX</sub>	V <sub>CC</sub> = V <sub>CCPUMAX</sub> = 2.75 V	30			μА
		ICCSET <sup>(7)</sup> = 01 V <sub>CC1</sub> = V <sub>CC2</sub> = 2.7V	64	80	96	μA
I <sub>CCPU</sub>	CC Pull-up current	ICCSET <sup>(7)</sup> = 10 V <sub>CC1</sub> = V <sub>CC2</sub> = 2.7V	166	180	195	μA
		ICCSET <sup>(7)</sup> = 11 V <sub>CC1</sub> = V <sub>CC2</sub> = 2.7V	303	330	360	μA

- 1. Iload is the current drawn by external circuits connected to SV3V pin.
- 2. This internal peripheral register is managed by the firmware according to the parameter configuration. See Section 10
- 3. Current sense accuracy is not guaranteed if CSM pin voltage is beyond this range
- 4. Guaranteed by design.
- 5. This internal peripheral register is managed by the firmware depending on the output voltage setpoint. See Section 8.6.1
- 6. This internal peripheral register is managed by the firmware. See Section 8.5.4.1
- 7. This internal peripheral register is managed by the USB-PD protocol FW according to the standard

DS13989 - Rev 2 page 14/39



# 8 Device operation

## 8.1 Typical application schematic

The following image is a simplified schematic for the typical application.

AC

Result

Re

Figure 4. Typical configuration

The ST-ONEMP is a very intergrated IC, which needs a few external components to build a complete system. On the primary side:

- An AC full wave power rectifier connected to a bulk capacitor.
- Two rectifier diodes to provide HV voltage to ST-ONEMP IC both for high voltage startup and AC brownout and disconnection detection.
- An integrated half bridge power stage (e.g ST MasterGaN) or Gate driver + FETs connected to the transformer primary winding.
- A clamp capacitor to store the residual energy in the transformer leakage inductance.
- An auxiliary winding power supply for the IC PVCC, also used to perform overvoltage function during the soft-start.

#### On the secondary side:

- A synchronous rectifier FET is connected to the SRGD pin.
- A cascode FET connected to the SRVDS pin to provide synchronous rectifier drain voltage sense while limiting the voltage on the pin below its AMR.
- An N-channel MOSFET connected to ORGD pin used as load switch to disconnect the output voltage as required by USB-PD power supplies.
- A sense resistor is connected to CSM/CSP pins to read the output current.
- A capacitor and two diodes connected to the PUMP pin to implement a charge pump providing the driving voltage to the synchronous rectifier.

DS13989 - Rev 2 page 15/39



The second port controller and DC/DC converter are connected on the SVCC, before the load switch and before the current sense resistor. Using this configuration, both the load switch and the current sense act only on the main TypeC output. The GPIO0 pin is driven by a logic signal providing information about the connection of the second port: depending on its logic level, the ST-ONEMP chooses two different sets of PDOs and APDOs providing either full or reduced power on the main TypeC port to implement a power sharing scheme. The GPIO1 is used to keep the DC/DC converter off during startup until the output voltage is stable.

## 8.2 External component selection

## 8.2.1 Symbols used in this section

Ipk peak magnetizing current

 $L_p$  primary side inductance

 $L_k$  primary side leakage inductance

V<sub>i</sub> converter input voltage

V<sub>o</sub> converter output voltage

n transformer turns ratio

 $T_{sw}$  switching period

 $f_{sw}$  switching frequency

Po converter output power

D duty cycle

 $C_{ph}$  phase (switching) node total capacitance (typically, switch  $C_{oss}$  + transformer input capacitance)

C<sub>clamp</sub> clamp capacitor value

V<sub>priPk</sub> peak primary side voltage

f<sub>samp</sub> control loop sampling frequency

Cout output capacitor value

 $V_{drop}$  voltage drop during step load transient

 $I_{step}$  load transient current step

#### 8.2.2 Transformer design

#### 8.2.2.1 Turns ratio

The ideal operating condition for a flyback is with duty cycle around 50%. The turns ratio is anyway limited by the voltage capability of the primary side switches.

As a first approximation, the turns ratio can be selected considering the maximum input and output voltage and selecting the highest value for which the voltage stress on the primary side switches is acceptable.

The voltage stress can be calculated as

$$V_{priPk} = V_i + nV_o + I_{pk} \sqrt{\frac{L_k}{C_{clamp}}} \tag{1} \label{eq:priPk}$$

The last term in the equation can be ignored for a first approximation, then considered after component selection. Typical turns ratio value for a wide input range, 20V output USB-PD application is around 6.

#### 8.2.2.2 Primary side inductance – switching frequency

The ST-ONEMP Non complementary active clamp operates in a similar way as a quasi-resonant flyback, so as a first approximation the relation between the switching frequency and the primary side inductance can be calculated as

$$L_p = \left(\frac{V_i n V_o}{V_i - n V_o}\right)^2 \frac{1}{2f_{SW} P_o} \tag{2}$$

For a more accurate calculation the clamping time and the deadtimes must be considered, especially for high frequency converters. The following equation can be used to calculate the switching frequency when the system operates in ZVS:

DS13989 - Rev 2 page 16/39



$$T_{SW} = \frac{2L_p(V_i + V_{OT}) \left( \frac{P_i(V_i + nV_O)}{V_i nV_O} + \sqrt{\frac{C_{ph}(V_i^2 - n^2 V_O^2)}{L_p}} \right)}{V_i nV_O} + \frac{\pi \sqrt{L_p C_{ph}}}{2}$$
(3)

#### 8.2.3 Clamp capacitor selection

The clamp capacitor value determines the resonance period between the capacitor and the transformer leakage inductance during phase 5 of the switching cycle (see Section 8.5.1 ).

It is suggested to choose the clamp capacitor value so that the phase 5 lasts approximately 15% of the switching cycle in high line, high output voltage conditions, so

$$C_{clamp} \approx \frac{\left(0.15T_{SW}\right)^2}{\pi^2 L_k} \tag{4}$$

#### 8.2.4 Secondary side drain sensing

The SRVDS pin is used for sensing the synchronous rectifier drain voltage to control turn-on and turn-off of the synchronous rectifier MOSFET and to sense the drain oscillations to operate in valley switching. The first function is performed by comparing SRVDS voltage with a 1 V and a 0 V internal threshold, while the second function is implemented by comparing the SRVDS voltage with SVCC.

A proper external clamp circuit is required to limit the voltage on the pin below its operative range while being able to correctly sense the MOSFET drain voltage from 0 V up to SVCC. A signal mosfet with gate tied to VDRV as shown the typical configuration schematic (see Figure 4) is the suggested solution. The resistors  $R_{ZCD}$  and  $R_{ZCDPU}$  in the schematic can be added to offset the signal and anticipate the IZCD comparator triggering.

#### 8.2.4.1 SRVDS comparators

The SRVDS pin has three comparators connected to it which are used to control the switching cycle.

The following figure shows the waveforms associated to the SRVDS comparators when the system is operating in valley skipping mode. The SR drain voltage is drawn as a light blue line, the clamped voltage on the SRVDS pin is shown in dark blue.




Figure 5. SRVDS sensing waveforms

**VZCD**: This comparator is used to count the switching node oscillations in valley skipping mode and to obtain valley turn-on. The comparator has a dynamic threshold, detecting when the voltage on SRVDS drops more than  $V_{DYNZCD}$  below the last peak reached. Referring to Figure 5, the comparator is triggered in instant 3 and 4

DS13989 - Rev 2 page 17/39



**IZCD**: This comparator compares SRVDS with SSGND. It is used to detect the zero crossing of the current during SR mos conduction phase. Referring to Figure 5, the comparator is triggered in instant 2.

**SR1V**: This comparator compares SRVDS with a 1 V threshold. It is used to detect when the primary side low side FET is turned off, making the voltage across the SR MOS drop. This comparator commands the turn-on of the SR mos. Referring to Figure 5, the comparator is triggered in instant 1.

#### 8.2.5 Secondary side current sense resistor

The secondary side current sense has a full-scale range  $V_{CSFSR}$  equal to 25 mV. The current sense is chosen according to the formula:

$$R_{senseSec} < \frac{V_{CSFSR}}{I_{MAX}} \tag{5}$$

# 8.3 High voltage startup

The ST-ONEMP is equipped with internal HV start-up circuitry dedicated to supplying the IC during the initial start-up phase, before the self-supply winding is operating. An external capacitor connected to the PVCC pin is charged by the HV start-up circuitry, connected to the HV pin.

When the power is applied to the circuit and the voltage on the input is high enough, the HV generator is sufficiently biased to start operating, thus it draws the current  $I_{HVON}$  through the HV pin and charges the capacitor connected between PVCC pin and ground. This charging current is limited at 1 mA in case the voltage on PVCC is lower than  $V_{PVCC\ SO}$ , in order to prevent excessive IC dissipation if the pin is accidentally shorted to ground.

As the PVCC voltage reaches the start-up threshold (V<sub>PVCCOn</sub>) the chip starts operating, and the control logic disables the HV generator.

The IC is powered by the energy stored in the PVCC capacitor until the auxiliary winding develops a voltage high enough to sustain the operation.

#### 8.4 Soft-start

As soon as the proper conditions for startup are met, the primary side controller performs a soft-start autonomously until the secondary side is powered and able to take control of the switching.


During soft-start the IC operates in constant off-time, peak current mode. The user can set the off-time by connecting a resistor from the OSC pin to ground.


The peak current during soft-start is determined by comparing the SS pin and ISEN pin voltages. Connecting a capacitor to the SS sets the soft-start duration.

The primary side controlled soft-start ends as the secondary side takes control of the conversion.

During the soft-start the high-side is controlled in complementary mode, with deadtimes determined by a resistor connected between DT and ground. Note that during soft-start both the deadtimes are equal to  $T_{DT\_SS}$  which is approximately double the value used in normal mode for LS to HS.

As the voltage on the secondary side reaches  $V_{SVCCON}$ , the secondary side IC boots up, takes control of the conversion and the converter starts to operate in normal mode as described in Section 8.5.1 . The secondary side controller continues the soft-start operating in closed loop and ramping the SVCC voltage to 5 V, then the soft-start ends.





DS13989 - Rev 2 page 18/39



## 8.5 Switching modes

The following sections describe the switching modes which are used by the device depending on the output power to be delivered.

#### 8.5.1 Normal switching mode

The controller operates a non-complementary active clamp converter. The main waveforms are shown in Figure 8.




Figure 8. Normal operation waveforms

The converter operation is similar to a traditional QR flyback, with the addition of a clamp switch to recover the energy in the transformer leakage inductance at low-side turn-off and uses the energy to obtain soft switching at low-side turn-on. In particular, the high-side is turned on for a time proportional to the input/output conversion ratio in order to limit the circulating current to what is required to obtain soft switching at low-side turn-on. The synchronous rectifier is kept on after high-side turn-on to obtain zero secondary side current before the high-side is turned off and a new cycle is started through a resonance between the leakage inductance and the clamp capacitor.

The phases are as follows:

- 1. LS turn-on. The on timing and peak current are defined by the secondary side controller. The phase terminates when the primary side peak current comparator is triggered.
- 2. Deadtime. A deadtime is inserted between LS turn-on and HS / SR turn-on.
- 3. SR turn-on / first HS turn-on. When the secondary side ZCD12 comparator is triggered, the secondary side commands the turn-on of both SR and HS switches. During this phase the current in the primary side leakage inductance drops to 0, while the energy is stored in the clamp capacitor. The HS switch turn-on is not strictly required but improves the efficiency of the system by avoiding conduction through the HS body diode. The duration of the first HS pulse can be controlled by the configuration parameters.
- 4. During phase 4 current flows on the secondary side through the SR FET. The phase terminates when the IZCD comparator is triggered (current on the secondary side reached 0).
- 5. HS is turned on to recover the energy stored in the clamp capacitor in phase 3 and to store energy in the primary side inductance to force a soft switching. During this phase the leakage inductance resonates with the clamp capacitor, creating a bump on the output current. When the current reaches 0 the SR is turned off. The duration of this phase is configured through programmable parameters.
- 6. Extra HS turn-on time may be added to increase the energy stored in the magnetizing inductor, in particular at low output and high input voltage. The firmware calculates the duration of this phase based on parameters.
- Deadtime. The deadtime between HS and LS is controlled by the secondary side through the parameter DT HVG LVG.

DS13989 - Rev 2 page 19/39



#### 8.5.1.1 Deadtime

Deadtime between LS on and HS on is set by connecting a resistor between DT pin and ground, according to the following formula:

$$t_{DT\_LS\_HS} = 3.88 \text{ns} + 1.46 \frac{\text{ns}}{\text{k}\Omega} \cdot R_{DT}$$
 (6)

Deadtime between HS and LS is instead controlled by the controller parameter DT\_HVG\_LVG according to the formula:

$$t_{DT\_HS\_LS} = \frac{DT\_HVG\_LVG}{F_{CK}} \tag{7}$$

Where  $F_{CK}$  is the IC clock frequency of 132 MHz.

#### 8.5.1.2 Synchronous rectification voltage

The synchronous rectifier turn-on voltage is clamped to a programmable value. The user can choose the driving voltage which yields the best application performance.

The driver is powered from the VDRV pin.

#### 8.5.2 Skip mode

In order to improve the efficiency at medium load, the controller enters in valley skipping mode when the peak current falls below a programmable value.

While in skip mode the controller keeps the peak current approximately constant at the skipping mode entry point. If the frequency falls below approximately 20 kHz, the controller starts dropping the peak current while keeping the frequency limited between 20 kHz and a programmable value (typ. 50 kHz).




Figure 9. Transition between normal mode, skip mode and burst mode

#### 8.5.3 Burst mode

While in skip mode, if the frequency drops below F<sub>CK</sub>/6500 (approximately 20 kHz) the system enters burst mode.

While in burst mode the controller generates bursts of pulses with a programmable peak current. The number of pulses generated depends on the output voltage and can be programmed through the parameters.

The system exits burst mode and comes back to normal operation when the average time between bursts drops below a programmable time.

## 8.5.3.1 Deep burst

When the regulated output voltage is 5 V, 9 V, 15 V or 20 V, all the IC functions are shut down between the bursts, leaving only a dedicated comparator to wake up the system when a new burst is required. In this condition, the consumption of the secondary side IC drops to  $I_{sleep}$ . For any other regulation voltage, the burst is controlled by the firmware and ADC readings, so the IC consumption between bursts is close to the normal mode operating current.

DS13989 - Rev 2 page 20/39



#### 8.5.4 Special modes for voltage transitions

Protocols like USB-PD require to change the output voltage while the converter is operating following specific timing requirements. ST-ONEMP provides special operating modes to Manage negative transition while the applied load to the converter is very low.

#### 8.5.4.1 Bleeding

The device integrates bleeding current sinks to discharge the output during negative voltage transitions which may happen at light load.

Bleeding current I<sub>BLEED</sub> is initially set to 10 mA, then increased to 20 mA.

#### 8.5.4.2 Forced burst

In order to maintain the primary side PVCC powered, the IC forces bursts at regular intervals to recharge the primary side through its auxiliary winding.

#### 8.5.4.3 Active bleeding mode

The IC can be configured to operate in a reverse flyback mode transferring energy from the output capacitor to the input bulk capacitor by switching the SR MOSFET.

This function is useful when the 20 mA bleeding current is not enough to meet the negative transition timing specifications, for example in applications with a big SVCC capacitor.

#### 8.5.5 **CCM** mode

USB-PD converters allow a wide range of output voltage variations. When the output voltage is low, it is desirable to provide a higher current than what is allowed at maximum output voltage. In normal operating mode the peak current in the transformer is roughly proportional to the output current and loosely related to the voltage. For this reason, an active clamp flyback transformer designed for 45 W at 15 V would require a much higher saturation current to be able to provide the same power at 10 V or 5 V. To help overcome this issue, the device can operate in CCM mode, extending the output current that can be provided for the same transformer saturation level.

While in normal mode, the converter can limit the duration of the secondary side conduction (phase 4 in Figure 8) to a programmable time, forcing the system to enter CCM mode. The CCM is enabled only if two conditions are met:

- The output voltage is below a programmable threshold
- The peak current requested by the control loop is higher than a programmable threshold

The duration of the off-time in CCM mode is equal to the time programmed in the specific parameter, multiplied by  $5V/V_{out}$  where Vout is the programmed output voltage.

#### 8.6 Control loop

The controller includes both a voltage regulation loop, which operates normally, and a current regulation loop which is used in constant current mode, which is used to manage the CC/CV mode as required by USB-PD PPS mode.

#### 8.6.1 Voltage sensing

The IC senses the output voltage through a programmable resistor divider connected to the internal 12 bit ADC.

The resistor divider rescales the SVCC voltage so that the full scale can be configured as 6 V, 12 V or 24 V. The IC selects the scale depending on the target output voltage.

The thresholds for switching scales are 5.8 V and 11.8 V.

During output voltage transitions, the greater scale between the initial and final voltages is used. At the end of the transition the scale is changed according to the final voltage.

For example in a transition from 5 V to 9 V the scale is initially switched to 12 V, at the end of the transition it is kept at 12 V scale. For a transition 9 V to 5 V, the scale is kept at 12 V and at the end of transition is changed to 6 V scale.

## 8.6.2 Peak current mode unit

The primary side low-side switch is controlled in peak current mode.

DS13989 - Rev 2 page 21/39



At every switching cycle LON stays high for the blanking time  $T_{LEB}$ . After the blanking time is expired, the LON is turned off when the CS comparator is triggered.

#### 8.6.2.1 Reference generator

During normal operation the reference for the peak current mode control is provided by the secondary side through the galvanic isolation communication channel.

The primary side IC converts the duration of pulses received by the secondary side in a voltage reference for the peak current comparator according to the equation:

$$v_{pk} = G_{TV}t_{pulse} \tag{8}$$

The reference voltage is limited by a hardware clamp to V<sub>IPKCLAMP</sub>.

The pulses are generated by the secondary side SMEDs.

#### 8.6.3 Voltage loop

The voltage loop is managed by a digital PI (Type2) controller.

The device parameters control the proportional and integral gain of the controller. If sampling effects are ignored, the controller gain can be expressed as follows:

$$\frac{I_{peak}}{V_{err}} = \frac{G_{TV}}{R_{sense}} \frac{8}{F_{ck}V_{fsrMax}} \left( PID_{pain} + \frac{1}{sT_{samp}} PID_{lain} \right)$$
(9)

Where  $R_{sense}$  is the primary side current sense resistor value, Fck is the clock frequency (132 MHz typ.),  $V_{fsrMax}$  is the ADC full scale range at the highest scale (24 V),  $G_{TV}$  is the time-voltage converter gain and  $T_{samp}$  is the control loop sampling period (30 us).

Considering the primary side peak current to average output current relation, the equation can be written as:

$$\frac{I_{sec}}{V_{err}} = \frac{nV_{in}}{nV_{out} + V_{in}} \frac{G_{TV}}{R_{sense}} \frac{4}{F_{ck}V_{fsrMax}} \left(PID\_Pgain + \frac{1}{sT_{samp}}PID\_Igain\right) \tag{10}$$

Where n is the turns ratio (primary to secondary) and I<sub>sec</sub> is the transformer secondary side average current.

#### 8.6.3.1 Setting the voltage loop parameters

The loop cutoff frequency is dominated by the proportional part of the controller, and can be approximated as:

$$f_{t} \approx \frac{1}{2\pi} \frac{G_{TV}}{R_{sense}} \frac{8}{F_{ck}V_{fsrMax}} PID_{-}Pgain \frac{nV_{in}}{nV_{out} + V_{in}} \frac{1}{C_{out}}$$
 (11)

The proportional gain can be set as:

$$PID\_Pgain = f_t \frac{\pi R_{Sense} F_{ck} V_{fsrMax}}{4G_{TV}} \frac{n \frac{V_{out}}{V_{in}} + 1}{n} C_{out}$$
 (12)

It is advisable to keep the cutoff frequency at least below 1/5 of the loop sampling frequency, i.e. below 8 kHz. If no need for fast transient response is required, a lower bandwidth helps in limiting the control noise.

The integral gain determines the loop zero frequency as:

$$PID\_Igain = PID\_Pgain \cdot 2\pi f_z T_{samn}$$
 (13)

#### 8.6.4 Current loop

The current loop is controlled by a dedicated PI controller which acts on the primary side peak current in a similar way to the voltage loop. The control gain is:

$$\frac{I_{peak}}{I_{err}} = \frac{R_{senseSec}G_{TV}}{R_{sense}} \frac{2}{F_{ck}V_{CSFSR}} \left( \frac{1}{sT_{samp}} PIDCC\_Igain \right)$$
 (14)

Where R<sub>senseSec</sub> is the secondary side current sense resistor value.

Considering the primary side peak current to average output current relation, the equation can be written as:

$$\frac{I_{sec}}{I_{err}} = \frac{nV_{in}}{nV_{out} + V_{in}} \frac{R_{senseSec}G_{TV}}{R_{sense}} \frac{1}{F_{ck}V_{CSFSR}} \left( \frac{1}{sT_{samp}} PIDCC\_Igain \right)$$
 (15)

Where n is the turns ratio (primary to secondary) and I<sub>sec</sub> is the transformer secondary side average current.

#### 8.6.4.1 Setting the current loop parameters

If the load impedance is close to 0, the loop cutoff frequency can be calculated as:

DS13989 - Rev 2 page 22/39



$$f_{t} \approx \frac{1}{2\pi} \frac{nV_{in}}{nV_{out} + V_{in}} \frac{R_{senseSec}G_{TV}}{R_{sense}} \frac{1}{F_{ck}V_{CSFSR}} \frac{1}{T_{samp}} PIDCC\_Igain \tag{16} \label{eq:ft}$$

The gain can be set as:

$$PIDCC\_Igain = f_t \frac{2\pi R_{sense} F_{ck} V_{CSFSR} T_{samp}}{R_{sense} Sec^G TV} \frac{n \frac{V_{out}}{V_{in}} + 1}{n}$$
 (17)

It is advisable to keep the cutoff frequency at least below 1/5 of the loop sampling frequency, i.e. below 8 kHz. If no need for fast transient response is required, a lower bandwidth helps in limiting the control noise.

#### 8.6.5 Cable drop compensation

The cable drop compensation allows to increase the output voltage of the converter proportionally to the current sensed through the CSP/CSM pins.

The cable drop compensation is disabled when the output voltage set by the USB-PD port is above a programmable threshold.

The cable resistance to be compensated can be programmed in the configuration parameters.

#### 8.7 Fault management

The IC includes many protections to avoid damage to the converter or to the load in abnormal or failure conditions.

#### 8.7.1 Fault modes

The faults can be either managed as auto-restart, latched, or conditioned restart. The behavior of each fault is described in Fault summary.

#### 8.7.1.1 Auto-restart mode

In auto-restart mode, once the protection is tripped, the switching activity is stopped, and the condition is maintained until  $V_{PVCC}$  goes below the  $V_{PVCCOff}$  restart voltage and then rises again to  $V_{PVCCOn}$  for six times. Ultimately, this results in a low frequency intermittent operation (Hiccup-mode operation).

#### 8.7.1.2 Latched mode

In latched mode the protection is maintained until the input main is removed. During this time the HV generator is activated periodically to cycle the supply voltage between  $V_{PVCCOn}$  and  $V_{PVCCOff}$ . The condition is indefinitely maintained until the AC mains is removed triggering a brown-out or an X-Cap discharge fault which clears all fault conditions.

#### 8.7.1.3 Conditioned restart mode

Faults like the overtemperature or the brown-out, require the fault condition to disappear before the system can restart. When the fault condition is no longer present the system restarts after  $V_{PVCC}$  goes below  $V_{PVCCOff}$  restart voltage and then rises again to  $V_{PVCCOff}$ .

#### 8.7.2 Soft-start timeout

As a protection from secondary side failures, the IC stops switching if no signal is received from the secondary side before the SS pin voltage reaches V<sub>SSEND</sub>.

This fault is managed as auto-restart.

## 8.7.3 Soft-start overvoltage protection

The primary side IC includes a detection circuit to avoid generating overvoltage on the output when the secondary side is not active. The OV function operates only during primary side soft-start: as the secondary side takes control, the protection is managed by the secondary side.

The overvoltage function of the ST-ONEMP device monitors the voltage on the OVP pin during HS MOSFET's on-time, when the voltage generated by the auxiliary winding tracks converter's output voltage.

DS13989 - Rev 2 page 23/39



The overvoltage protection is adapted for both flyback and forward mode auxiliary windings. In flyback mode, the auxiliary winding is coupled with the same polarity as the output winding, so when the voltage is positive it reflects the output voltage. In forward mode, the auxiliary winding has a reversed polarity, so when the voltage is positive it reflects the input voltage. This option can be advantageous when the output voltage range is very wide. Both protections for flyback and forward mode OV are active at the same time. The application circuit is designed to allow only the proper protection to be triggered.

To reduce sensitivity to noise and prevent the protection from being erroneously activated, the OVP comparator must be asserted for a time longer than  $T_{OVFILT}$  for the protection to be triggered.

#### 8.7.3.1 Flyback aux winding

For flyback windings the OVP condition is detected by comparing the voltage on OVP pin with the V<sub>OVTH</sub> threshold.

# 8.7.3.2 Forward winding

The OVP pin is clamped at  $V_{OVCLAMP}$  when sourcing current, avoiding it reaching negative voltages. The current sourced by the clamp is measured and compared with  $I_{OVTH}$  to detect the OV condition.

#### 8.7.3.2.1 OV pin clamping

The OV pin is protected from overvoltage by an internal clamp at 3.3 V, able to sink up to 200 uA.

#### 8.7.3.3 Soft-start OV Threshold selection

Since the primary side OV is active only during the primary side soft-start, it is suggested to set the threshold to a value which lies between the secondary side turn-on threshold and the maximum secondary side voltage.

Values between 10 V and 15 V are typically good for many applications, including USB-PD with maximum output voltage at 20 V: the higher voltages are reached only when the secondary side is controlling the conversion and the primary side is disabled.

#### 8.7.4 Ac brown-out protection

The ST-ONEMP device is equipped with brown-out protection to prevent the operation at too low ac input voltage. Power conversion starts only when the voltage on HV becomes higher than  $V_{HVPk\ BI}$ .

If the voltage on HV remains below  $V_{HVPk\_BO}$  for more than  $T_{BODG}$  the power conversion is turned off until the voltage goes back above  $V_{HVPk\_BI}$ . The  $T_{BODG}$  masking avoids unexpected turn-offs due to disturbances or line dips.

#### 8.7.5 Primary side overcurrent protection (OCP)

The primary side device includes protections to avoid uncontrolled current rise in the transformer.

#### 8.7.5.1 First level overcurrent protection

The first protection level is provided by a clamp on the primary side current mode unit comparator which guarantees that, after the blanking time is expired, the LON signal is turned off if the voltage on the ISEN pin bypasses  $V_{IPKCLAMP}$ . Even if this limit is reached, the device keeps operating unless other faults are triggered, for example if the current limitation causes an unvervoltage on the output voltage.

#### 8.7.5.2 Second level overcurrent protection (OCP)

The device is protected against short-circuit of the secondary rectifier, short-circuit on the secondary winding or a hard-saturated transformer. A comparator monitors continuously the voltage on the CS pin and activates a protection circuitry if this voltage exceeds V<sub>OCTH</sub>.

To distinguish an actual malfunction from a disturbance (e.g. induced during ESD tests), the first time the comparator is tripped the protection circuit enters a "warning state". If in the subsequent switching cycle the comparator is not tripped, a temporary disturbance is assumed, and the protection logic is reset in its idle state; if the comparator is tripped again a real malfunction is assumed and the device is stopped.

The fault is managed in auto-restart mode.

#### 8.7.6 Primary side overtemperature protection

The primary side device can be protected from excess temperature by connecting a thermistor to the POTP pin.

DS13989 - Rev 2 page 24/39



When the voltage on POTP drops below V<sub>POVTH</sub> the conversion is stopped and the device enters fault. The fault is managed as conditioned-restart.

## 8.7.7 Primary side undervoltage lockout

In case the voltage on PVCC drops below V<sub>PVCCOff</sub> the IC enters auto-restart fault mode.

#### 8.7.8 Fault summary

The following table summarizes the faults and their effect.

Table 10. Faults table

Fault	Side	Effect	Comment
UVLO	Primary	Auto-restart	
OVP	Primary	Enter burst	Primary side stops and enters burst. In case the secondary side gives no signal, the system enters UVLO.
ОСР	Primary	Auto-restart	Second level OC may happen in case of output short. The effect is a shutdown.
SSTO	Primary	Auto-restart	Soft-start timeout (SS pin reached V <sub>SSEND</sub> ).
POTP	Primary	Conditioned-restart	Overtemperature protection.
ВО	Primary	Conditioned-restart	In case of brown-out, switching is stopped. Primary side stops until the BO condition disappears.
			All fault conditions are cleared.
XCD	Primary	Conditioned-restart	X-Cap discharge is managed in the same way as brown-out.
ОСР	Secondary	Load switch Turn off	If load switch is not present, protection is performed by primary side OCP.
OVP	Secondary	Enter burst	If OVP is triggered secondary side stops and waits the voltage drop under safe condition.
UVP	Secondary	Auto-restart	If UVP last for 480us the system stops switching waiting for primary side restart.
UVLO	Secondary	Auto-restart	If secondary side hits UVLO, the system stops switching waiting for primary side restart.
SOTP	Secondary Auto-restart	Auto-restart	The secondary overtemperature value is programmable and is considered also a warning temperature (if enabled) before the SOTP.
SOIP		Auto-restart	The fault does not stop switching, but turns off the load switch and sends a hard reset command on the USB-PD.

# 8.8 X-cap discharge

Safety regulations such as IEC 62368-1 require that the capacitors directly connected to the input plug (so called "X-Caps") are discharged when the converter mains connector is removed from the outlet, in order to avoid the risk of electrical shock to the user.

Typically, this function is performed by means of a resistor in parallel, but this method cannot be applied in case the converter requires very low power consumption during light-load or no-load operation, because the losses of the X-cap discharging resistor would be too high.

The ST-ONEMP monitors the input voltage through the HV pin and discharges the X-capacitors through the HV pin  $T_{XCDDET}$  after a plug disconnection is detected.

The discharge continues until the voltage on HV falls below V<sub>HVmin</sub> or the plug is connected again.

Note that a DC voltage on the HV pin is interpreted as a plug disconnection, so the device cannot operate with DC input voltage.

DS13989 - Rev 2 page 25/39



# 8.9 IC Supply

#### 8.9.1 Primary side LDO

A 3.3 V regulator generates the voltage for internal circuitry and digital I/Os. The regulator requires an 100 nF capacitor connected from P3V3 to PPGND.

#### 8.9.2 Secondary side Charge pump & LDO

An internal LDO provides the supply for the IC analog & digital circuits. The SV3V internal LDO can be used to supply external circuits up to 2 mA.

A voltage doubler charge pump provides the driving voltage for the synchronous rectifier. The voltage which can be obtained is approximately 2 \* (SVCC – Vf), where Vf is the external diode forward voltage.

The charge pump is turned on when the regulation voltage is below a threshold set by the configuration parameters.

A second LDO provides the 1.2 V supply for the IC logic.

#### 8.9.2.1 LDO decoupling

The 3V3 LDOs require a 1 uF ceramic capacitor to ground to decouple the supply voltage and guarantee stability. The V1V2 LDO requires a 4.7 uF ceramic capacitor to ground.

The capacitors should be located as near as possible to the device.

#### 8.10 Power Good

The GPIO1 is configured as a power good pin. The purpose of this pin is to disable a DC/DC converter controlling the second port during the system startup until the AC/DC converter has terminated its soft-start and reached a stable operation.

# 8.11 Secondary side controller

The secondary side includes a digital controller which is in charge of both the power conversion and the communication with the load through USB-PD.




Figure 10. Secondary side block diagram

DS13989 - Rev 2 page 26/39



#### 8.11.1 Microcontroller core

The secondary side is controlled by a Cortex M0+ core clocked at  $F_{CK}/2$ , with 8kB static RAM and 64kB programmable flash code memory. The flash is loaded in production with a complete code managing both the voltage conversion of an active clamp flyback and the protocol for USB-PD PPS.

A dedicated 8kB ROM area is reserved for the boot activity and trimming area.

#### 8.11.1.1 Parameter memory

A section of the flash is dedicated to parameters which can be programmed by the user to tune the power conversion, set up the application functionality, choose the protocol and the PDOs or APDOs to be used.

#### 8.11.2 SMED

A set of dedicated event driven state machines can generate complex PWMs. The transitions between the states can be controlled by either timings or external events, or a combination of the two.

The SMED configuration is fully managed by the IC firmware to implement the control modes described in Section 8.5.

DS13989 - Rev 2 page 27/39



# 9 Communication interface

## 9.1 USB-PD protocol

The USB-PD module controls the USB Type-C™ connector signals and power delivery on Vbus line using USB-PD protocol.

The ST-ONEMP device can provide an output voltage between 3.3 V to 21 V. The PDOs or APDOs used in the application can be defined by the user (except for the mandatory 5 V).

The module provides the USB-PD Source layers over one power channel. This is the list of the USB-PD options available on the ST-ONEMP USB-PD firmware stack embedded on the device.

The USB-PD module supports:

- One USB-PD power SOURCE channel (DFP AC adapter)
- USB-PD REV 3.1 specification
- PPS (Programmable Power Supply) with Constant Current mode
- 1 default PDO plus 6 slots for PDOs or APDOs, customer configurable
- 6 slots for PDOs or APDOs, customer configurable, to be used when a second port is attached (see Section 9.1.8)
- Vconn source with 100 mW output power used to identify Electronically Marked Cables
- Send Alert on OTP and OCP protections
- Send Source\_Capability\_Extended message

The USB-PD module does NOT support:

- Constant power on PPS mode
- Communication via USB (D+/D- and or SSTx+/- and SSRx+/-)
- Fast Role Swap
- VDM message management apart from SVDM-SOP' to manage the cable discovered
- Battery Supply PDO and Variable Supply PDO
- Power Sharing
- Unchunked message
- Type C authentication 1.0 extension
- Firmware update using 1.0 extension

#### 9.1.1 USB-PD Physical layer

The device includes a complete physical layer for USB-PD applications.

The CC pins can withstand up to 24 V, requiring no extra protection to manage accidental shorts to Vbus.

#### 9.1.1.1 CC Pins Vconn

The IC includes an internal switch between CC1/2 and SVCC which is used to provide the VCONN for electronically marked cable detection. The Vconn switch is current limited to avoid damaging the IC in case of short on CC pins.

As required by the USB-PD standard, the CC pins include an integrated bleeder resistor with value R<sub>CCBLD</sub> which is turned on for 10 ms when the Vconn is removed.

The CC Vconn directly connects the CC1 or CC2 pin to the SVCC voltage, so it can be used only when the regulated voltage is 5 V, as during the Electronically Marked Cable detection.

#### 9.1.1.2 CC OV comparator

The CC pins include a comparator to detect abnormal voltages on the pins caused, for example, by shorts to Vbus. When the voltage on one of the CC pins bypasses  $V_{CCOVP}$  the load switch is turned off, and normal operation restarts only once the voltage on the pins drops below 2.5V

DS13989 - Rev 2 page 28/39



#### 9.1.2 USB-PD PDO and APDO adaptation and protection

During the attach procedure, the Source and Sink verify the voltage and current, offered and requested. As defined by the USB-PD protocol, upon cable connection the device checks the cable capabilities; in case the cable used is not 5 A capable, the maximum current in all the PDOs and APDOs sent upon capability request is limited to 3 A.

In case of secondary side temperature protection, the capabilities are modified depending on the temperature level.

#### 9.1.3 USB-PD alert management

The device implements protections such as UVP, OVP, OCP. Some, for this mode, are reported during the USB-PD message exchange between source and sink. In some cases of this alarm type, the VBUS is automatically disconnected and no message is sent.

The temperature is also verified and controlled. The corresponding bit into alert messages is managed.

## 9.1.4 Overcurrent management

The IC manages the OCP and turns off the load switch according to the USB-PD standard.

The OCP level and behavior depends on the PDO or APDO selected by sink.

- if a PDO is selected, the OCP is set up adding a programmable percentage of the maximum current defined on the PDO. If an OCP is detected, the load switch is turned off and Vbus is disconnected.
- if an APDO is selected, the current is limited in CC mode. If the output voltage drops below a programmable threshold, the power module issues a warning, and if a second threshold is bypassed, disconnects the Vbus.

#### 9.1.5 Undervoltage management

The IC manages the undervoltage protection depending on the PDO or APDO selected by the sink:

- if a PDO is selected, the UVP threshold is determined as a programmable percentage of the nominal output voltage
- if an APDO is selected, the undervoltage is triggered by a drop below a programmable threshold while operating in constant current mode, as described in Section 9.1.4


#### 9.1.6 Temperature management

The ST-ONEMP device supports two temperature measurement points on the secondary side, one internal to the device and one external using an optional NTC.

- The internal temperature is relative to the device and, normally, the default limit is considered good for most applications. The internal temperature sense can read between 0 °C and +150 °C, with an accuracy of T<sub>ACC</sub> (see Section 7 Electrical data).
- The external temperature limit is defined by the user by connecting an external resistor divider using an NTC. The user can program the voltage thresholds for the overtemperature fault (OTP) and warning (WTP).

In case of temperature management, the device implements the secondary side Overtemperature Protection (SOTP) and Warning Temperature Protection (WTP). All the temperature trip points are programmable.

Figure 11. Temperature management



In case of overtemperature, the HARD\_RESET message is sent out and the next capability proposed is only 5 V and 500 mA. In case the OTP is confirmed for 10 seconds, the Vbus voltage is switched off. The Vbus voltage is provided only when the secondary temperature returns below OTP-10 °C for the internal temperature or below OTP-Hysteresis in case of external temperature. In case the OTP is triggered, the charger functionality is restored if either:

• the AC line is removed, and the temperature returns into an acceptable range.

DS13989 - Rev 2 page 29/39



 the internal temperature returns below WTP range. In that case, the default contract is established automatically.

The WTP range is a range between the WTP point and the OTP point.

When the temperature enters the WTP range an Alarm message is sent, but no other action is performed. Only in case of new capability request or new contract, the next capability message limits the current/power, depending on the setup on the configuration area. When the proposed capability is accepted the new power contract is established. When the temperature exits from the WTP range and enters into normal range the next contract returns to the default status.

#### 9.1.7 USB-PD VCONN management

The VCONN is automatically provided by the device only during cable identification and before any explicit contract is started. After the first capability message, the VCONN is removed.

#### 9.1.8 PDO selection for multiport operation

The ST-ONEMP provides a dedicated power sharing function for multiport chargers. Depending on the level of the GPIO1 pin, the ST-ONEMP provides two different PDO/APDO sets. The typical use of this function is to reduce the available power on the main USB-PD port of the charger when a load is connected to a secondary port.

The level which determines the main or secondary PDOs to be used and the two PDO sets are programmable through the configuration parameters.

The GPIO1 input can be filtered with independent deglitch filters for power sharing request assertion and deassertion. This function can be useful for example when the second load detection is based on a current threshold, avoiding repetitive changes on the primary port PDOs.

#### 9.1.9 SVCC voltage change on cable detach

In USB-PD applications with multiple output voltage selection, the converter usually operates at lower efficiency and limited power capability when the output regulated voltage is closer to the minimum. When no cable is connected to the USB-PD output and the load switch is disabled, providing a voltage higher than 5 V can increase the efficiency of the DC/DC converter for the second port if a consistent load is connected to it.

The ST-ONEMP can be configured to provide 9 V instead of 5 V when the Type-C cable is detached and the load switch is turned off.

DS13989 - Rev 2 page 30/39



# 10 Device setup and User personalization

It is possible to set up device parameters to configure ST-ONEMP behavior. A dedicated GUI and a HW tool are available to change and tune the application behavior during development time. The ST-ONEMP devices are shipped with a pre-defined set-up, but the user can change it using the serial line.

The entire device setup is always modifiable using a dedicated tool. In case the write protection is enabled on the device, the user can only delete this memory area. The devices set-up area is divided into different zones, application set-up area, application parameter area, USB-PD area and power area.

The data area is protected by CRC32 reverse polynomial (ISO 3309 - 0xedb88320).

Please check the ST-ONEMP Parameter Configuration Manual document which specifies any detail regarding the User personalization.

The same tools can be used also to update the entire program file area with a new firmware version or a dedicated firmware. The program file area is protected by CRC32 reverse polynomial.

# 10.1 Application set-up area

This area stores all the values used to configure the application. This area is read by the Boot code during startup.

# 10.2 Application parameters area

The Application parameters area contains the secondary overtemperature protection levels (SOTP). The SOTP levels are divided into two zones, internal on ST-ONEMP and external.

- The internal temperature is provided by an internal sensor: the user defines the internal temperature trigger point.
- The external temperature requires a thermistor connected to a GPIO pin that is specified in the Application set-up field. The user provides the voltage levels at which SOTP is triggered, and the direction (rising or falling) depending on the external circuit used. External sense circuit is optional, if not connected this function is not available.

The programmability of the ST-ONEMP device also provides a warning temperature limit.

#### 10.3 USB-PD area

The USB-PD area defines which PDOs and APDOs are provided by the USB-PD protocol.

This area contains also the maximum power provided by the ST-ONEMP application. The maximum power value is shared with the SINK during USB-PD messages.

## 10.4 Power area

The power parameters area stores the parameters required for the switching control, including loop compensation parameters, low power mode settings, etc.

## 10.5 Default configuration

The default configuration allows the user to set up and define all the parameters .

The default configuration selects the CC1 and CC2 pins as the serial line used to communicate, configure and program the IC through a serial interface. Please visit the product page on www.st.com to find the dedicated HW programmer and software.

DS13989 - Rev 2 page 31/39



# 11 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

# 11.1 SSOP36L package information

Figure 12. SSOP36L package outline




Table 11. SSOP36L package mechanical data

Symbol	Dimensions (mm)			
Зушьої	Min.	Тур.	Max.	
Α	-	-	2.65	
A1	0.10	-	0.30	
b	0.25	-	0.35	
С	0.20	-	0.33	
D	15.20	-	15.60	
E1	7.40	-	7.60	
E	10.05	-	10.55	
е	0.80 BSC			
L	0.61	-	0.91	
h	0.25	-	0.75	
θ	0°	-	8°	

DS13989 - Rev 2 page 32/39



# 12 Ordering information

# Table 12. Order codes

Order codes	Packing	Package
ST-ONEMP	Tube	SSOP 36L
ST-ONEMPTR	Tape & Reel	330F 30L

DS13989 - Rev 2 page 33/39



# **Revision history**

Table 13. Document revision history

Date	Version	Changes
21-Dec-2022	1	Initial release.
10-Feb-2023	2	Added Table 11

DS13989 - Rev 2 page 34/39



# **Contents**

ST-O	T-ONEMP block diagram2						
Pin c	Pin connections and description						
Elect	Electrical ratings5						
ESD	ESD immunity levels						
Ther	•						
	-						
	•						
8.2		·					
	0	-					
	8.2.4						
	8.2.5	Secondary side current sense resistor	18				
8.3	High v	oltage startup	18				
8.4	Soft-st	art	18				
8.5	Switch	ing modes	19				
	8.5.1	Normal switching mode	19				
	8.5.2	Skip mode	20				
	8.5.3	Burst mode	20				
	8.5.4	Special modes for voltage transitions	21				
	8.5.5	CCM mode	21				
8.6	Contro	ol loop	21				
	8.6.1	Voltage sensing	21				
	8.6.2	Peak current mode unit	21				
	8.6.3	Voltage loop	22				
	8.6.4	Current loop	22				
	8.6.5	Cable drop compensation	23				
8.7	Fault n	nanagement	23				
	8.7.1	Fault modes	23				
	8.7.2	Soft-start timeout	23				
	8.7.3	Soft-start overvoltage protection	23				
	8.7.4	Ac brown-out protection	24				
	8.7.5	Primary side overcurrent protection (OCP)	24				
	Pin of Elections Elections and	Pin connect Electrical ra ESD immun Thermal dat Safety data Electrical dat Device oper 8.1 Typica 8.2 Extern 8.2.1 8.2.2 8.2.3 8.2.4 8.2.5 8.3 High v 8.4 Soft-st 8.5 Switch 8.5.1 8.5.2 8.5.3 8.5.4 8.5.5 8.6 Contro 8.6.1 8.6.2 8.6.3 8.6.4 8.6.5 8.7 Fault ra 8.7.1 8.7.2 8.7.3 8.7.4	Pin connections and description.  Electrical ratings  ESD immunity levels.  Thermal data  Safety data  Electrical data  Device operation  8.1 Typical application schematic  8.2 External component selection  8.2.1 Symbols used in this section.  8.2.2 Transformer design.  8.2.3 Clamp capacitor selection  8.2.4 Secondary side drain sensing.  8.2.5 Secondary side current sense resistor  8.3 High voltage startup  8.4 Soft-start.  8.5 Switching modes.  8.5.1 Normal switching mode.  8.5.2 Skip mode.  8.5.3 Special modes for voltage transitions  8.5.4 Special modes for voltage transitions  8.5.5 CCM mode  8.6.0 Control loop.  8.6.1 Voltage sensing.  8.6.2 Peak current mode unit.  8.6.3 Voltage loop  8.6.4 Current loop  8.6.5 Cable drop compensation  8.7 Fault management.  8.7.1 Fault management.  8.7.2 Soft-start uneout.  8.7.3 Soft-start overvoltage protection  8.7.4 Ac brown-out protection				



		8.7.6	Primary side overtemperature protection	24
		8.7.7	Primary side undervoltage lockout	25
		8.7.8	Fault summary	25
	8.8	X-cap c	lischarge	25
	8.9	IC Supp	oly	26
		8.9.1	Primary side LDO	26
		8.9.2	Secondary side Charge pump & LDO	26
	8.10	Power	Good	26
	8.11	Second	lary side controller	26
		8.11.1	Microcontroller core	27
		8.11.2	SMED	27
9	Com	munica	tion interface	28
	9.1	USB-PI	D protocol	28
		9.1.1	USB-PD Physical layer	28
		9.1.2	USB-PD PDO and APDO adaptation and protection	29
		9.1.3	USB-PD alert management	29
		9.1.4	Overcurrent management	29
		9.1.5	Undervoltage management	29
		9.1.6	Temperature management	29
		9.1.7	USB-PD VCONN management	30
		9.1.8	PDO selection for multiport operation	30
		9.1.9	SVCC voltage change on cable detach	30
10	Devi	ce setup	o and User personalization	31
	10.1	Applica	tion set-up area	31
	10.2	Applica	tion parameters area	31
	10.3	USB-PI	D area	31
	10.4	Power	area	31
	10.5	Default	configuration	31
11	Pack	age info	ormation	32
	11.1	SSOP3	6L package information	32
12	Orde		ormation	
Rev		_		
	of figu			07



# **List of tables**

Table 1.	Pin functions	. 3
Table 2.	Absolute maximum ratings	. 5
Table 3.	Maximum operating conditions	. 5
Table 4.	ESD immunity levels	. 6
Table 5.	Thermal data	. 7
Table 6.	Insulation safety data according to IEC 62368	. 8
Table 7.	Insulation safety data according to UL 1577	. 8
Table 8.	X-Cap discharge safety data according to IEC 62368	. 8
Table 9.	Electrical characteristics	. 6
Table 10.	Faults table	25
Table 11.	SSOP36L package mechanical data	32
Table 12.	Order codes	33
Table 13.	Document revision history	34



# **List of figures**

Figure 1.	Typical system block diagram	. 1
Figure 2.	ST-ONEMP block diagram	. 2
Figure 3.	Pin connection (top view)	. 3
Figure 4.	Typical configuration	15
Figure 5.	SRVDS sensing waveforms	17
Figure 6.	Soft-start waveforms: primary side controlled soft-start phase	18
Figure 7.	Soft-start waveforms: switch to secondary side control	18
Figure 8.	Normal operation waveforms	19
Figure 9.	Transition between normal mode, skip mode and burst mode	20
Figure 10.	Secondary side block diagram	26
Figure 11.	Temperature management	29
Figure 12.	SSOP36L package outline	32



#### **IMPORTANT NOTICE - READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2023 STMicroelectronics - All rights reserved

DS13989 - Rev 2 page 39/39