Osptek Display

OLED SPECIFICATION

Model No:

OED096-12864W101-H30



REVISION RECORD

REV.	REVISION DESCRIPTION	REV. DATE	REMARK
A01	INITIAL RELEASE	2016. 03. 16	



CONTENTS

ITEM	PAGE
1. SCOPE	4
2. WARRANTY	4
3. FEATURES	4
4. MECHANICAL DATA	5
5. MAXIMUM RATINGS	6
6. ELECTRICAL CHARACTERISTICS	6
6.1 D.C ELECTRICAL CHARACTERISTICS	
6.2 ELECTRO-OPTICAL CHARACTERISTICS	
7. LIFETIME SPECIFICATION	8
8. INTERFACE	9
8.1 FUNCTION BLOCK DIAGRAM	
8.2 PANEL LAYOUT DIAGRAM	
8.3 PIN ASSIGNMENTS	
8.4 GRAPHIC DISPLAY DATA RAM ADDRESS MAP	
8.5 INTERFACE TIMING CHART	
9. POWER ON / OFF SEQUENCE & APPLICATION CIRCUIT	13
9.1 POWER ON AND OFF SEQUENCE WITH EXTERNAL DC/DC	
APPLICATION	
9.2 POWER ON AND OFF SEQUENCE WITH CHARGE PUMP	
APPLICATION	
9.3 APPLICATION CIRCUIT	
9.4 COMMAND TABLE	
10. RELIABILITY TEST CONDITIONS	16
11. EXTERNAL DIMENSION	17
12. PACKING SPECIFICATION	18
13. APPENDIXES	19

1. SCOPE

The purpose of this specification is to define the general provisions and quality requirements that apply to the supply of display cells manufactured by RiTdisplay. This document, together with the Module Assembly Drawing, is the highest-level specification for this product. It describes the product, identifies supporting documents and contains specifications.

2. WARRANTY

Osptek warrants that the products delivered pursuant to this specification (or order) will conform to the agreed specifications for twelve (12) months from the shipping date ("Warranty Period"). Osptek is obligated to repair or replace the products which are found to be defective or inconsistent with the specifications during the Warranty Period without charge, on condition that the products are stored in the original packages at 25 °C±5 °C, 55%±10%RH or used as the conditions specified in the specifications.

Nevertheless, Osptek is not obligated to repair or replace the products without charge if the defects or inconsistency are caused by the force majeure or the reckless behaviors of the customer.

After the Warranty Period, all repairs or replacements of the products are subject to charge.

3. FEATURES

- Small molecular organic light emitting diode.
- Color : White
- Panel matrix : 128*64Driver IC : SSD1306BZ
- Excellent quick response time.
- Extremely thin thickness for best mechanism design: 1.41mm
- High contrast: 2000:1
- Wide viewing angle: 160°
- 8-bit 6800/8080-series parallel interface, 3/4 wire Serial Peripheral Interface, I²C Interface.
- Wide range of operating temperature : -40 to 70 ℃
- Anti-glare polarizer.

4. MECHANICAL DATA

NO	ITEM	SPECIFICATION	UNIT
1	Dot Matrix	128 (W) x 64 (H)	dot
2	Dot Size	0.154 (W) x 0.154 (H)	mm ²
3	Dot Pitch	0.17 (W) x 0.17 (H)	mm ²
4	Aperture Rate	78	%
5	Active Area	21.744 (W) x 10.864 (H)	mm ²
6	Panel Size	26.7 (W) x 19.26 (H)	mm ²
7*	Panel Thickness	1.22 ± 0.1	mm
8	Module Size	26.7 (W) x 31.26 (H) x 1.41 (D)	mm ³
9	Diagonal A/A size	0.96	inch
10	Module Weight	1.43 ± 10%	gram

^{*} Panel thickness includes substrate glass, cover glass and UV glue thickness.



5. MAXIMUM RATINGS

ITEM	MIN	MAX	UNIT	Condition	Remark
Supply Voltage (V _{DD})	-0.3	4	V	Ta = 25 ℃	IC maximum rating
Supply Voltage (V _{BAT})	-0.3	5	V	Ta = 25 ℃	IC maximum rating
Supply Voltage (Vcc)	8	16	V	Ta = 25℃	IC maximum rating
Operating Temp.	-40	70	Ŝ	-	-
Storage Temp	-40	85	∞	-	Note (2)

Note:

- (1) Maximum ratings are those values beyond which damages to the OLED module may occur. The OLED functional operation should be restricted to the limits in the section 6. Electrical Characteristics tables.
- (2) The defined temperature ranges do not include the polarizer. The maximum withstood temperature of the polarizer should be 80 ℃.

6. ELECTRICAL CHARACTERISTICS

6.1 D.C ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
V_{DD}	Logic Supply Voltage	Ta = 25 ℃	1.65	-	3.3	V
V _{BAT}	Charge Pump Regulator Supply Voltage	Ta = 25°C	3.5	-	4.2	V
V _{CC}	Operating Voltage (for OLED panel) (Charge Pump)	Ta = 25°C	7	7.5	-	٧
V _{OH}	High Logic Output Level	I _{OUT} = 100uA, 3.3MHz	0.9* V _{DD}	-	-	V
V _{OL}	Low Logic Output Level	I _{OUT} = 100uA, 3.3MHz	-	-	0.1*V _{DD}	٧
V _{IH}	High Logic Input Level	-	0.8* V _{DD}	-	_	V
V_{IL}	Low Logic Input Level	-	-	-	0.2^*V_{DD}	V

6.2 ELECTRO-OPTICAL CHARACTERISTICS

PANEL ELECTRICAL SPECIFICATIONS

PARAMETER	MIN	TYP.	MAX	UNITS	COMMENTS
Normal mode current	-	26	27	mA	All pixels on (1)
(IBAT) (Charge Pump)	-	8	8.5	mA	20% pixels on (1)
Standby mode current(IBAT) (Charge Pump)	-	4.5	5	mA	Standby mode 10% pixels on (2)
IDD sleep mode current	-	-	10	uA	Sleep mode Current (3)
IBAT sleep mode current (Charge Pump)	-	-	10	uA	Sleep mode Current (3)
Normal Luminance (Charge Pump)	70	80	-	cd/m ²	Display Average
Standby Luminance (Charge Pump)	-	45	-	cd/m ²	Display Average
CIEx (White)	0.25	0.29	0.33		x, y (CIE 1931)
CIEy (White)	0.27	0.31	0.35		x, y (OIE 1931)
Dark Room Contrast	2000:1				
Viewing Angle	160			degree	
Response Time		10		μs	

(1) Normal mode condition: (Charge Pump)

- $V_{BAT} = 3.6V$

- Contrast setting: 0x66

- Frame rate: 105Hz

- Duty setting: 1/64

(2) Standby mode condition: (Charge Pump)

 $- V_{BAT} = 3.6V$

- Contrast setting: 0x00

- Frame rate: 105Hz

- Duty setting: 1/64

(3) Sleep mode condition:

When send 0xae command OLED display off and memory data will be maintained.

(4) Wake up condition:

When send 0xaf command OLED will be turned on.

7. LIFETIME SPECIFICATION

ITEM	MIN	UNIT	Condition	Remark
Life Time	27,000	Hrs	70 cd/m ² , 50% checkerboard	(Charge pump) Note (1)
Life Time	24,000	Hrs	80 cd/m ² , 50% checkerboard	(Charge pump) Note (2)


Note:

- (A) Under $V_{BAT} = 3.6V$ (Charge Pump), $Ta = 25 \,^{\circ}\text{C}$, 50% RH.
- (B) Life time is defined the amount of time when the luminance has decayed to less than 50% of the initial measured luminance.
- (1) Setting of 70 cd/m²: (Charge Pump)
 - Contrast setting: 0x42
 - Frame rate: 105Hz
 - Duty setting: 1/64
- (2) Setting of 80 cd/m²: (Charge Pump)
 - Contrast setting: 0x66
 - Frame rate: 105Hz
 - Duty setting: 1/64




8. INTERFACE

8.1 FUNCTION BLOCK DIAGRAM



8.2 PANEL LAYOUT DIAGRAM



8.3 PIN ASSIGNMENTS

PIN NO.	PIN NAME	DESCRIPTION
1	NC(GND)	Reserved pin. It should be connected to VSS.
2	C2P	C2P/C2N - Pin for charge pump capacitor; Connect to each
3	C2N	other with a capacitor.
4	C1P	C1P/C1N – Pin for charge pump capacitor; Connect to each
5	C1N	other with a capacitor.
6	VBAT	Power supply for charge pump regulator circuit.
7	NC	No connection.
8	VSS	Ground pin.
9	VDD	Power supply pin for core logic operation.
10	BS0	
11	BS1	MCU bus interface selection pins.
12	BS2	
13	CS#	This pin is the chip select input connecting to the MCU.
14	RES#	This pin is reset signal input.
15	D/C#	This pin is Data/Command control pin connecting to the MCU.
16	R/W#	This pin is read / write control input pin connecting to the MCU interface. 8080: data write enable pin; 6800:Read/Write select pin. When serial or I ² C interface is selected, this pin must be connected to VSS.
17	E/RD#	8080: data read enable pin; 6800:Read/Write enable pin. When serial or I ² C interface is selected, this pin must be connected to VSS.
18	D0	These pins are bi-directional data bus connecting to the
19	D1	MCU data bus.
20	D2	When serial interface mode is selected, D0 will be the serial
21	D3	clock input: SCLK; D1 will be the serial data input: SDIN and
22	D4	D2 should be kept NC.
23	D5	When I ² C mode is selected, D2, D1 should be tied together
24	D6	and serve as SDA _{out} , SDA _{in} in application and D0 is the
25	D7	serial clock input, SCL.
26	IREF	This pin is the segment output current reference pin. A resistor should be connected between this pin and VSS.
27	VCOMH	COM signal deselected voltage level. A capacitor should be connected between this pin and VSS.
28	VCC	Power supply for panel driving voltage.
29	VLSS	Ground pin.
30	NC(GND)	Reserved pin. It should be connected to VSS.


8.4 GRAPHIC DISPLAY DATA RAM (GDDRAM)

The GDDRAM is a bit mapped static RAM holding the bit pattern to be displayed. The size of the RAM is 128 x 64 bits and the RAM is divided into eight pages, from PAGE0 to PAGE7, which are used for monochrome 128x64 dot matrix display, as shown in below figures.

GDDRAM pages structure of SSD1306

Row re-mapping PAGE0 (COM0-COM7) PAGE0 (COM 63-COM56) Page 0 PAGE1 (COM8-COM15) PAGE1 (COM 55-COM48) Page 1 PAGE2 (COM16-COM23) PAGE2 (COM47-COM40) Page 2 PAGE3 (COM24-COM31) PAGE3 (COM39-COM32) Page 3 PAGE4 (COM32-COM39) PAGE4 (COM31-COM24) Page 4 PAGE5 (COM40-COM47) PAGE5 (COM23-COM16) Page 5 PAGE6 (COM48-COM55) PAGE6 (COM15-COM8) Page 6 PAGE7 (COM56-COM63) PAGE7 (COM 7-COM0) Page 7 Column re-mapping SEG127 ---

When one data byte is written into GDDRAM, all the rows image data of the same page of the current column are filled (i.e. the whole column (8 bits) pointed by the column address pointer is filled.). Data bit D0 is written into the top row, while data bit D7 is written into bottom row as shown in below figures.



For mechanical flexibility, re-mapping on both Segment and Common outputs can be selected by software.

For vertical shifting of the display, an internal register storing the display start line can be set to control the portion of the RAM data to be mapped to the display (command D3h).


8.5 INTERFACE TIMING CHART


8080-Series MCU Parallel Interface Timing Characteristics

 $(V_{DD} - V_{SS} = 1.65 V \text{ to } 3.3 V, T_A = 25 ^{\circ}C)$

Symbol	Parameter	Min	Тур	Max	Unit
t _{cycle}	Clock Cycle Time	300	5-3		ns
t _{AS}	Address Setup Time	10	100	N.S.	ns
t _{AH}	Address Hold Time	0	-		ns
t _{DSW}	Write Data Setup Time	40	8-1		ns
t _{DHW}	Write Data Hold Time	7	-	-	ns
t _{DHR}	Read Data Hold Time	20	0.50	1071	ns
t _{OH}	Output Disable Time	-	1-	70	ns
t _{ACC}	Access Time	=	-	140	ns
tpwlr	Read Low Time	120		-	ns
tpWLW	Write Low Time	60	1-1	0.0	ns
tpWHR	Read High Time	60	35	100	ns
tpWHW	Write High Time	60	12	-	ns
t _R	Rise Time	-	(I=1)	40	ns
t _F	Fall Time	-	11-1	40	ns
t _{CS}	Chip select setup time	0	8.5	15	ns
t _{CSH}	Chip select hold time to read signal	0	-	-	ns
t _{CSF}	Chip select hold time	20	(2)	12	ns

8080-series parallel interface characteristics





9. POWER ON / OFF SEQUENCE & APPLICATION CIRCUIT


9.1 POWER ON AND OFF SEQUENCE WITH EXTERNAL DC/DC APPLICATION

The following figures illustrate the recommended power ON and power OFF sequence of SSD1306 with external DC/DC application.

Power ON sequence:

- 1. Power ON V_{DD}
- 2. After V_{DD} become stable, set RES# pin LOW (logic low) for at least 3us (t1) $^{(4)}$ and then HIGH (logic high).
- 3. After set RES# pin LOW (logic low), wait for at least 3us (t₂). Then Power ON V_{CC}. (1)
- 4. After V_{CC} become stable, send command AFh for display ON. SEG/COM will be ON after 100ms (t_{AF}).






Power OFF sequence:

- 1. Send command AEh for display OFF.
- 2. Power OFF V_{CC} . (1), (2), (3)
- 3. Power OFF V_{DD} after t_{OFF}. (where Minimum t_{OFF}=80ms, Typical t_{OFF}=100ms)

The Power OFF Sequence



Note:

- (1) Since an ESD protection circuit is connected between V_{DD} and V_{CC} , V_{CC} becomes lower than V_{DD} whenever V_{DD} is ON and V_{CC} is OFF as shown in the dotted line of V_{CC} in above figures.
- (2) V_{CC} should be disabled when it is OFF
- (3) Power Pins (V_{DD}, V_{CC}) can never be pulled to ground under any circumstance.
- (4) The register values are reset after t₁.
- (5) V_{DD} should not be Power OFF before V_{CC} Power OFF.


9.2 POWER ON AND OFF SEQUENCE WITH CHARGE PUMP APPLICATION

The following figures illustrate the recommended power ON and power OFF sequence of SSD1306 with charge pump application.

Power ON sequence:

- 1. Power ON V_{DD}
- 2. Wait for t_{ON} . Power ON V_{BAT} . (1), (2) (where Minimum t_{ON} =0ms)
- 3. After V_{BAT} become stable, set RES# pin LOW (logic low) for at least 3us (t1) $^{(3)}$ and then HIGH (logic high).
- 4. After set RES# pin LOW (logic low), wait for at least 3us (t2). Then input commands with below sequence:
 - a. 8Dh 14h for enabling charge pump
 - b. AFh for display ON
- 5. SEG/COM will be ON after 100ms (t_{AF}).


The Power ON Sequence With Charge Pump Application



Power OFF sequence:

- 1. Send command AEh for display OFF
- 2. Send command 8Dh 10h to disable charge pump
- 3. Power OFF V_{BAT} after t_{OFF}. (1), (2) (Typical t_{OFF}=100ms)
- 4. Power OFF V_{DD} after t_{OFF2} . (where Minimum t_{OFF2} =0ms $^{(4)}$, Typical t_{OFF2} =5ms)


The Power OFF Sequence With Charge Pump Application



Note:

- (1) V_{BAT} should be disabled when it is OFF.
- (2) Power Pins (V_{DD}, V_{BAT}) can never be pulled to ground under any circumstance.
- (3) The register values are reset after t₁.
- (4) V_{DD} should not be Power OFF before V_{BAT} Power OFF.

9.3 APPLICATION CIRCUIT (Charge Pump)



Recommended components:

C1: 2.2uF/16V(0805)

C2,C3,C5,C6: 1uF/16V (0603)

C4: 4.7uF/25V (Tantalum type) or VISHAY (572D475X0025A2T)

R1: 620K ohm (0603) 1%

This circuit is designed for 8080 8-bit interface.

9.4 COMMAND TABLE

Refer to SSD1306BZ IC Spec.

10. RELIABILITY TEST CONDITIONS

No.	Items	Specification	Quantity
1	High temp. (Non-operation)	85℃, 240hrs	5
2	High temp. (Operation)	70 °C, 120hrs	5
3	Low temp. (Operation)	-40℃, 120hrs	5
4	High temp. / High humidity (Operation)	65℃, 90%RH, 120hrs	5
5	Thermal shock (Non-operation)	-40 °C ~85 °C (-40 °C /30min; transit /3min; 85 °C /30min; transit /3min) 1cycle: 66min, 100 cycles	5
6	Vibration	Frequency: 5~50HZ, 0.5G Scan rate: 1 oct/min Time: 2 hrs/axis Test axis: X, Y, Z	1 Carton
7	Drop	Height: 120cm Sequence : 1 angle \ 3 edges and 6 faces Cycles: 1	1 Carton
8	ESD (Non-operation)	Air discharge model, ±8kV, 10 times	5


Test and measurement conditions

- 1. All measurements shall not be started until the specimens attain to temperature stability.
- 2. All-pixels-on is used as operation test pattern.
- 3. The degradation of Polarizer are ignored for item 1, 4 & 5.


Evaluation criteria

- 1. The function test is OK.
- 2. No observable defects.
- 3. Luminance: > 50% of initial value.
- 4. Current consumption: within \pm 50% of initial value.

11. EXTERNAL DIMENSION



12. PACKING SPECIFICATION



13. APPENDIXES

APPENDIX 1: DEFINITIONS

A. DEFINITION OF CHROMATICITY COORDINATE

The chromaticity coordinate is defined as the coordinate value on the CIE 1931 color chart for R, G, B, W.

B. DEFINITION OF CONTRAST RATIO

The contrast ratio is defined as the following formula:

C. DEFINITION OF RESPONSE TIME

The definition of turn-on response time Tr is the time interval between a pixel reaching 10% of steady state luminance and 90% of steady state luminance. The definition of turn-off response time Tf is the time interval between a pixel reaching 90% of steady state luminance and 10% of steady state luminance. It is shown in Figure 2.




Figure 2: Response time

D. DEFINITION OF VIEWING ANGLE

The viewing angle is defined as Figure 3. Horizontal and vertical (H & V) angles are determined for viewing directions where luminance varies by 50% of the perpendicular value.





Figure 3: Viewing Angle



APPENDIX 2: MEASUREMENT APPARATUS


A. LUMINANCE/COLOR COORDINATE

PHOTO RESEARCH PR-705, MINOLTA CS-100




B. CONTRAST / RESPONSE TIME / VIEW ANGLE

WESTAR CORPORATION FPM-510



C. ESD ON AIR DISCHARGE MODE





APPENDIX 3: PRECAUTIONS FOR USING THE OLED MODULE

Precautions for Handling

- 1. When handling the module, wear powder-free antistatic rubber finger cots, and be careful not to bend and twist it.
- 2. The OLED module is consisted of glass and film, and it should avoid pressure, strong impact, or being dropped from a high position.
- 3. The OLED module is an electronic component and is subject to damage caused by Electro Static Discharge (ESD). And hence normal ESD precautions must be taken when handling it. Also, appropriate ESD protective environment must be administered and maintained in the production line. When handling and assembling the panel, wear an antistatic wrist strap with the alligator clip attached to the ground to prevent ESD damage on the panel. Antistatic wrist strap should touch human body directly instead of gloves. (See below photos).




- 4. Take out the panel one by one from the holding trays for assembly, and never put the panel on top of another one to avoid the scratch.
- 5. Avoid jerk and excessive bend on TAB/FPC/COF, and be careful not to let foreign matter or bezel damage the film.
- 6. When handling and assembling the module (panel + IC), grab the panel, not the TAB/FPC/COF.
- 7. Use the tweezers to open the clicks on the connector of PCB before the insertion of FPC/COF, and click them back in. Once the FPC/COF sits properly in the connector, use the tweezers to avoid the damages.









8. Please do not bend the film near the substrate glass. It could cause film peeling and TAB/FPC/COF damage. For TAB, It should bend the slit area as actual OLED it is. For FPC or COF, it is suggested to follow below pictures for instruction (distance between substrate glass and bending area >1.5mm; R>0.5mm).



9. Avoid bending the film at IC bonding area. It could damage the IC ILB bonding. It should avoid bending the IC seal area. Please keep the bending distance >1.5mm.






10. Use both thumbs to insert COF into the connector when assembling the panel. Please refer to the photo.



- 11. Do not wipe the pin of film and polarizer with the dry or hard materials that will damage the surface. When cleaning the display surface, use the soft cloth with solvent, IPA or alcohol, to clean.
- 12. Protection film is applied to the surface of OLED panel to avoid the scratch. Please remove the protective film before assembling it. If the OLED panel has been stored for a long time, the residue adhesive material of the protective film may remain on the display surface after remove the protective film. Please use the soft cloth with solvent, IPA or alcohol, to clean.
- 13. When hand or hot-bar soldering TAB/FPC onto PCB, make sure the temperature and timing profiles to meet the requirements of soldering specification (the specification depends on the application or optimized by customer) to prevent the damage of IC pins by inappropriate soldering.
- 14. Solder residues arise from soldering process have to be cleaned up thoroughly before the module assembly.
- 15. Use the voltage and current settings listed in the specification to do the function test after the module assembly.
- 16. Suggestion for soldering process:
 - i. TAB Lead- free soldering hot bar process
 - 1. Use pulse heated bonding tool equipment
 - 2. Material: Sn/Ag/Cu lead-free solder paste with typical 25um thickness on PCB pad. The TAB pin size and shape may be different, please base on the production line to adjust the thickness of PCB pad and temperature.
 - 3. Bonding Force:--4kg per centimeter square as the starting point.
 - 4. Suggested bonding tool temperature & time profile is as below for reference. Since there are differences in TAB soldering pins, soldering technicians' skills, mechanism...etc., the soldering conditions must be adequately tuned.



- ii. TAB Lead- free soldering wire process
 In case of manual soldering (Lead- free solder wire)
 - 1. Solder wire contact iron directly: 280±5°C at 3-5secs
 - 2. Solder wire contact TAB lead directly (near iron but not contact): 380±5 ℃, 3-5secs
 - 3. Since there are differences in TAB soldering pins, soldering technicians' skills, mechanism...etc., the soldering conditions must be adequately tuned.
- iii. High temperature will result in rapid heat conduction to IC and might cause damage to IC, so please keep the temperature below 380 °C. Also, avoid damaging the polyimide and solder resist which might take place at high temperatures. Refold cycles base on the de-soldering status, if the plating of pin was damaged, it can not be used again.



Precautions for Electrical

1. Design using the settings in the specification


It is very important to design and operate the panel using the settings listed in the specification. It includes voltage, current, frame rate and duty cycle... etc. Operation the OLED outside the range of the specification should be entirely avoided to ensure proper operation of the OLED.

2. Maximum Ratings

To ensure the proper operation of the panel, never design the panel with parameters running over the maximum ratings listed in the specification. Also the logic voltages such as VIL and VIH have to be within the specified range in the specification to prevent any improper operation of the panel.

3. Power on/off procedure


To avoid any inadvertent effects resulting from inappropriate power on/off operations, please follow the directions of power on/off procedure on page 6. Any operation that does not comply with the procedure could cause permanent damage of the IC and should be avoided. When the logic power is not on, do not activate any input signal. Abrupt shutdown of power to the module, while the OLED panel is on, would cause OLED panel malfunction.



4. Power savings

To save power consumption of the OLED, please use partial display or sleep mode when the panel is not fully activated. Also, if possible, make the black background to save power.

The OLED is a self-luminous device and a particular pixel cluster or image can be lit on via software control. So power savings can be achieved by partial display or dimming down the luminance. Depending on the application, the user can choose among Ultra Bright Mode, Normal Operation Mode, and Sleeping Mode. The power consumption is almost in directly proportion to the brightness of the panel, and also in directly proportion to the number of pixels lit on the panel. The customer can save the power by the use of black background and sleeping mode. One benefit from using these design schemes is the extension of the OLED lifetime.



5. Adjusting the luminance of the panel

Although there are a couple of ways to adjust the luminance of the panel, it is strongly recommended that the customer change the contrast setting to adjust the luminance of the panel. Adjusting voltages to achieve desired luminance is not allowed. Be aware that the adjustment of luminance would accompany the change of lifetime of the panel and its power consumption as well.

6. Residual Image (Image Sticking)


The OLED is a self-emissive device. As with other self-emissive device or displays consisting of self-emissive pixels, when a static image frozen for a long period of time is changed to another one with all-pixels-on background, residual image or image sticking is noticed by the human eye. Image sticking is due to the luminance difference or contrast between the pixels that were previously turned on and the pixels that are newly turned on. Image sticking depends on the luminance decay curve of the display. The slower the decay, the less prominent the image sticking is. It is strongly recommended that the user employ the following four strategies to minimize image sticking.

- 1. <u>Employ image scrolling or animation</u> to even out the lit-on time of each and every pixel on the display, also could use sleeping mode for reduced the residual image and extend the power capacity.
- 2. <u>Minimize the use of all-pixels-on or full white background</u> in their application because when the panel is turned on full white, the image sticking from previously shown patterns is the most revealing. Black background is the best for power savings, greatest visibility, eye appealing, and dazzling displays.
- 3. Avoid displaying the characters or menu with high brightness level in a fix position for a long time or repeatedly. If necessary, using the auto fadeout technology.
- 4. If a static logo is used in the reliability test, change the pattern into its inverse (i.e., turn off the while pixels and turn on the previously unlit pixels) and freeze the inverse pattern as long as the original logo is used, so every pixel on the panel can be lit on for about the same time to minimize image sticking, caused by the differential turn-on time between the original and its reverse patterns.






Scrolling example



Precautions for Mechanical

1. Cushion or Buffer tape on the cover glass

It is strongly recommended to have a cushion or buffer tape to apply on the panel backside and front side when assembling OLED panel into module to protect it from damage due to excessive extraneous forces.



It is recommended that a plating conductive layer be used in the housing for EMI/EMC protection. And, the enough space should be reserved for the IC placement if the IC thickness is thicker than the TAB film when customer design the PCB.

2. Avoid excessive bending of film when handling or designing the panel into the product

The bending of TAB/COF/FPC has to follow the precautions indicated in the specification, extra bending or excessive extraneous forces should be avoided to minimize the chances of film damage. If bending the film is necessary, please bend the designated bending area only. Please refer to items 8 and 9 of Precautions for Handling for more information.

Precautions for Storage and Reliability Test

1. Storage

Store the packed cartons or packages at 25 ℃±5 ℃, 55%±10%RH. Do not store the OLED module under direct sunlight or UV light. For best panel performance, unpack the cartons and start the production of the panels within six months after the reception of them.

2. Reliability Test

Osptek only guarantees the reliability of the OLEDs under the test conditions and durations listed in the specification.

