Dual Bias Resistor Transistors

NPN Silicon Surface Mount Transistors with Monolithic Bias Resistor Network

This new series of digital transistors is designed to replace a single device and its external resistor bias network. The BRT (Bias Resistor Transistor) contains a single transistor with a monolithic bias network consisting of two resistors; a series base resistor and a base-emitter resistor. The BRT eliminates these individual components by integrating them into a single device. The use of a BRT can reduce both system cost and board space. The device is housed in the SOT-553 package which is designed for low power surface mount applications.

Features

- Simplifies Circuit Design
- Reduces Board Space
- Reduces Component Count
- Moisture Sensitivity Level: 1
- Available in 8 mm, 7 inch Tape and Reel
- Lead-Free Solder Plating
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

MAXIMUM RATINGS (T_A = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Collector-Base Voltage	V _{CBO}	50	Vdc
Collector-Emitter Voltage	V _{CEO}	50	Vdc
Collector Current	Ic	100	mAdc

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Total Device Dissipation T _A = 25°C Derate above 25°C	P _D	230 (Note 1) 338 (Note 2) 1.8 (Note 1) 2.7 (Note 2)	mW °C/W
Thermal Resistance – Junction-to-Ambient	$R_{\theta JA}$	540 (Note 1) 370 (Note 2)	°C/W
Thermal Resistance – Junction-to-Lead	$R_{ heta JL}$	264 (Note 1) 287 (Note 2)	°C/W
Junction and Storage Temperature Range	T _J , T _{stg}	-55 to +150	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


- 1. FR-4 @ Minimum Pad
- 2. FR-4 @ 1.0 x 1.0 inch Pad



ON Semiconductor®

http://onsemi.com

NPN SILICON BIAS RESISTOR TRANSISTORS





SOT-553 CASE 463B

MARKING DIAGRAM



XX = UF (EMG5) UP (EMG2)

M = Date Code■ = Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

DEVICE MARKING AND RESISTOR VALUES

Device	Package	Marking	R1 (K)	R2 (K)
EMG2DXV5	SOT-553	UP	47	47
EMG5DXV5	SOT-553	UF	10	47

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS (Q1 & Q2)					
Collector-Base Cutoff Current (V _{CB} = 50 V, I _E = 0)	I _{CBO}	_	_	100	nAdc
Collector-Emitter Cutoff Current (V _{CE} = 50 V, I _B = 0)	I _{CEO}	-	-	500	nAdc
Emitter-Base Cutoff Current ($V_{EB} = 6.0 \text{ V}, I_{C} = 0$) EMG2DXV5 EMG5DXV5	I _{EBO}	- -	- -	0.1 0.2	mAdc
Collector-Base Breakdown Voltage (I _C = 10 μA, I _E = 0)	V _{(BR)CBO}	50	-	-	Vdc
Collector-Emitter Breakdown Voltage (Note 3) (I _C = 2.0 mA, I _B = 0)	V _{(BR)CEO}	50	-	_	Vdc
ON CHARACTERISTICS (Q1 & Q2) (Note 3)					
DC Current Gain ($V_{CE} = 10 \text{ V}, I_{C} = 5.0 \text{ mA}$) EMG2DXV5 EMG5DXV5	h _{FE}	80 80	140 140	_ _	
Collector-Emitter Saturation Voltage (IC = 10 mA, I _B = 0.3 mA)	V _{CE(sat)}	-	-	0.25	Vdc
Output Voltage (on) $(V_{CC} = 5.0 \text{ V}, V_B = 3.5 \text{ V}, R_L = 1.0 \text{ k}\Omega)$ EMG2DXV5 $(V_{CC} = 5.0 \text{ V}, V_B = 2.5 \text{ V}, R_L = 1.0 \text{ k}\Omega)$ EMG5DXV5	V _{OL}	- -	- -	0.2 0.2	Vdc
Output Voltage (off) (V_{CC} = 5.0 V, V_{B} = 0.5 V, R_{L} = 1.0 k Ω)	V _{OH}	4.9	-	-	Vdc
Input Resistor EMG2DXV5 EMG5DXV5	R ₁	32.9 7.0	47 10	61.1 13	kΩ
Resistor Ratio EMG2DXV5 EMG5DXV5	R ₁ /R ₂	0.8 0.17	1.0 0.21	1.2 0.25	

^{3.} Pulse Test: Pulse Width < 300 μ s, Duty Cycle < 2.0%




Figure 1. Derating Curve

TYPICAL ELECTRICAL CHARACTERISTICS — EMG2DXV5




Figure 2. $V_{CE(sat)}$ versus I_C




Figure 3. DC Current Gain




Figure 4. Output Capacitance




Figure 5. Output Current versus Input Voltage




Figure 6. Input Voltage versus Output Current

TYPICAL ELECTRICAL CHARACTERISTICS - EMG5DXV5




Figure 7. V_{CE(sat)} versus I_C




Figure 8. DC Current Gain




Figure 9. Output Capacitance




Figure 10. Output Current versus Input Voltage




Figure 11. Input Voltage versus Output Current

TYPICAL APPLICATIONS FOR NPN BRTs




Figure 12. Level Shifter: Connects 12 or 24 Volt Circuits to Logic




Figure 13. Open Collector Inverter: Inverts the Input Signal

Figure 14. Inexpensive, Unregulated Current Source

DEVICE ORDERING INFORMATION

Device	Package	Shipping [†]
EMG2DXV5T1G	SOT-553 (Pb-Free)	4000 / Tape & Reel
EMG2DXV5T5G	SOT-553 (Pb-Free)	8000 / Tape & Reel
EMG5DXV5T1G	SOT-553 (Pb-Free)	4000 / Tape & Reel
EMG5DXV5T5G	SOT-553 (Pb-Free)	8000 / Tape & Reel


[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.






SOT-553, 5 LEAD CASE 463B **ISSUE C**

DATE 20 MAR 2013



RECOMMENDED **SOLDERING FOOTPRINT***



*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

NOTES

- IES:
 DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETERS
 MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH
 THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM
 THICKNESS OF BASE MATERIAL.

	MILLIMETERS		INCHES			
DIM	MIN	NOM	MAX	MIN	NOM	MAX
Α	0.50	0.55	0.60	0.020	0.022	0.024
b	0.17	0.22	0.27	0.007	0.009	0.011
С	0.08	0.13	0.18	0.003	0.005	0.007
D	1.55	1.60	1.65	0.061	0.063	0.065
E	1.15	1.20	1.25	0.045	0.047	0.049
е		0.50 BSC			0.020 BS0	
L	0.10	0.20	0.30	0.004	0.008	0.012
HE	1.55	1.60	1.65	0.061	0.063	0.065

GENERIC MARKING DIAGRAM*



XX = Specific Device Code

M = Date Code

= Pb-Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

STYLE 1:	STYLE 2:	STYLE 3:	STYLE 4:	STYLE 5:
PIN 1. BASE	PIN 1. CATHODE	PIN 1. ANODE 1	PIN 1. SOURCE 1	PIN 1. ANODE
2. EMITTER	2. COMMON ANODE	2. N/C	2. DRAIN 1/2	2. EMITTER
3. BASE	CATHODE 2	3. ANODE 2	SOURCE 1	3. BASE
4. COLLECTOR	CATHODE 3	CATHODE 2	4. GATE 1	COLLECTOR
COLLECTOR	CATHODE 4	CATHODE 1	5. GATE 2	CATHODE
STYLE 6:	STYLE 7:	STYLE 8:	STYLE 9:	
PIN 1. EMITTER 2	PIN 1. BASE	PIN 1. CATHODE	PIN 1. ANODE	
2. BASE 2	2. EMITTER	2. COLLECTOR	CATHODE	
3. EMITTER 1	3. BASE	3. N/C	3. ANODE	
4. COLLECTOR 1	4. COLLECTOR	4. BASE	4. ANODE	
COLLECTOR 2/BASE 1	COLLECTOR	EMITTER	5. ANODE	

DOCUMENT NUMBER:	98AON11127D	Electronic versions are uncontrolled except when accessed directly from the Document Reposite Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOT-553, 5 LEAD		PAGE 1 OF 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales