54ACT16825, 74ACT16825 18-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCAS155B – JANUARY 1991 – REVISED APRIL 1996

•	Members of the Texas Instruments <i>Widebus</i> ™ Family			DL P	ACKAGE ACKAGE
•	Inputs Are TTL-Voltage Compatible			_	
٠	Provide Extra Data Width Necessary for	10E1	$_{1}$	56	10E2
	Wider Address/Data Paths or Buses With	-	2		1A1
	Parity	1Y2 [1A2
•	Flow-Through Architecture Optimizes	GND [4		GND
	PCB Layout	1Y3 [5	52	1A3
•	Distributed V _{CC} and GND Pin Configuration	1Y4 [6	51	1A4
	Minimizes High-Speed Switching Noise	V _{CC} [7	50	V _{CC}
	EPIC [™] (Enhanced-Performance Implanted	1Y5 [8	49	1A5
	CMOS) 1- μ m Process		9	48	1A6
	Package Options Include Plastic 300-mil	1Y7 [1A7
•	Shrink Small-Outline (DL) Packages Using	GND [11		GND
	25-mil Center-to-Center Pin Spacings and		12		1A8
	380-mil Fine-Pitch Ceramic Flat (WD)	-	13		1A9
	Packages Using 25-mil Center-to-Center	GND [GND
	Spacings	GND [1		GND
			16		2A1
desc	cription	2Y2 [2A2
		GND [GND
	The 'ACT16825 18-bit buffers/drivers are	2Y3 [1		2A3
	designed specifically to improve both the performance and density of 3-state memory	2Y4 [2A4
	address drivers, clock drivers, and bus-oriented	2Y5 [2A5
	receivers and transmitters.	V _{CC} [V _{CC}
		-	23 24		2A6 2A7
	The 'ACT16825 can be used as two 9-bit buffers	-	24 25		GND
	or one 18-bit buffer. They provide true data from	2Y8			2A8
	A to Y.	218	20		240

The 3-state control gate is a 2-input NOR gate; therefore, if either output-enable ($\overline{OE1}$ or $\overline{OE2}$) input is high, all nine affected outputs are in the high-impedance state.

The 74ACT16825 is packaged in TI's shrink small-outline package, which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The 54ACT16825 is characterized for operation over the full military temperature range of -55° C to 125° C. The 74ACT16825 is characterized for operation from -40° C to 85° C.

	(each 9-	bit sect	ion)
	INPUTS	OUTPUT	
OE1	OE2	Α	Y
L	L	L	L
L	L	Н	н
Н	Х	Х	Z
Х	Н	Х	Z

FUNCTION TABLE



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1996, Texas Instruments Incorporated

30 2A9

29 20E2

2Y9 27

20E1

28


54ACT16825, 74ACT16825 **18-BIT BUFFERS/DRIVERS** WITH 3-STATE OUTPUTS SCAS155B – JANUARY 1991 – REVISED APRIL 1996


logic symbol[†]

1 <u>0E1</u>	1		&			
10E1	56	Ν		EN1		
20E1	28		&			
20E1 20E2	29		a	EN2		
		L		ן ו		
1A1	55	Г		I 1 ⊽	2	1Y
	54	- H		1 V	3	
1A2	52				5	1Y
1A3	51	L			6	1Y
1A4	49	—L			8	1Y
1A5	48	—L			9	1Y
1 A 6		—				1Y
1A7	47	— Г			10	1Y
1A8	45	F			12	1Y
1A9	44				13	1Y
	41	- H		0 =	16	
2A1	40	-		2 ▽	17	2Y
2A2	38	L			19	2Y
2A2	37	—L			20	2Y
2A3	36	—L			20	2Y
2A4		—-[2Y
2A5	34	— F			23	2Y
2A6	33	F			24	2Y
2A7	31	ŀ			26	2Y
2A8	30	F			27	2Y

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





To Eight Other Channels



54ACT16825, 74ACT16825 18-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCAS155B - JANUARY 1991 - REVISED APRIL 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC} Input voltage range, V_I (see Note 1) Output voltage range, V_O (see Note 1) Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$) Continuous output current, I_O ($V_O = 0$ to V_{CC}) Continuous current through V_{CC} or GND Maximum package power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2): DL packar Storage temperature range T_{etc}	0.5 V to V _{CC} + 0.5 V 0.5 V to V _{CC} + 0.5 V
Storage temperature range, T _{stg}	•

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

recommended operating conditions (see Note 3)

		54	ACT1682	25	74	ACT1682	25	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2	,	h	2			V
VIL	Low-level input voltage		VI.	0.8			0.8	V
VI	Input voltage	0	RE	VCC	0		VCC	V
Vo	Output voltage	0	1	VCC	0		VCC	V
ЮН	High-level output current		2	-24			-24	mA
IOL	Low-level output current	20,	5	24			24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate			10	0		10	ns/V
TA	Operating free-air temperature	-55		125	-40		85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.



54ACT16825, 74ACT16825 **18-BIT BUFFERS/DRIVERS** WITH 3-STATE OUTPUTS

SCAS155B - JANUARY 1991 - REVISED APRIL 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vee	T	Α = 25°C	;	54ACT	16825	74ACT	16825	UNIT
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	I _{OH} = -50 μA	4.5 V	4.4			4.4		4.4		
	$10H = -30 \mu\text{A}$	5.5 V	5.4			5.4		5.4		
VOH	I _{OH} = -24 mA	4.5 V	3.94			3.8		3.8		V
	IOH = -24 IIIA	5.5 V	4.94			4.8		4.8		
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V				3.85	-M	3.85		
	I _{OL} = 50 μA	4.5 V			0.1		0.1		0.1	
	$IOL = 30 \mu A$	5.5 V			0.1	4	0.1		0.1	V
VOL	lat = 24 m	4.5 V			0.36	C A	0.44		0.44	
	I _{OL} = 24 mA	5.5 V			0.36	20	0.44		0.44	
	I _{OL} = 75 mA [†]	5.5 V				<i>P</i> 0	1.65		1.65	
lj	$V_I = V_{CC}$ or GND	5.5 V			±0.1	Y	±1		±1	μA
I _{OZ}	$V_{O} = V_{CC}$ or GND	5.5 V			±0.5		±5		±5	μA
ICC	$V_{I} = V_{CC} \text{ or GND}, \qquad I_{O} = 0$	5.5 V			8		80		80	μA
ΔI_{CC}^{\ddagger}	One input at 3.4 V, Other inputs at V _{CC} or GND	5.5 V			0.9		1		1	mA
Ci	V _I = V _{CC} or GND	5 V		4						pF
Co	$V_{O} = V_{CC} \text{ or } GND$	5 V		16						pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

[‡]This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T,	₄ = 25°C	;	54ACT	16825	74ACT	16825	UNIT
FARAIWIETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	А	v	4.1	7.5	9.3	4.1	10.5	4.1	10.5	ns
^t PHL	A	T	3.1	7.5	9.6	3.1	10.3	3.1	10.3	115
^t PZH		v	3.3	7.9	9.9	3.3	11	3.3	11	
^t PZL	OE	Ŷ	4.1	9.5	12.1	4.1	13.2	4.1	13.2	ns
^t PHZ	OE	v	5.7	9	10.8	5.7	11.5	5.7	11.5	ns
^t PLZ	OE	l ^Y	5.5	8.5	10	5.5	10.6	5.5	10.6	115

operating characteristics, V_{CC} = 5 V, T_A = 25°C


	PARAMETER	TEST CO	TYP	UNIT		
C _{pd} Pow	Dower dissinction consciones	Outputs enabled	C. 50 pF	6 4 MILL-	42	~ Г
	Power dissipation capacitance	Outputs disabled	C _L = 50 pF,	f = 1 MHz	12	р⊦

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



54ACT16825, 74ACT16825 18-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCAS155B - JANUARY 1991 - REVISED APRIL 1996



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f = 3 ns, t_f = 3 ns.

D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
74ACT16825DL	LIFEBUY	SSOP	DL	56	20	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT16825	
74ACT16825DLR	ACTIVE	SSOP	DL	56	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT16825	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	
-----------------------------	--

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74ACT16825DLR	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

5-Jan-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
74ACT16825DLR	SSOP	DL	56	1000	367.0	367.0	55.0



www.ti.com

5-Jan-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
74ACT16825DL	DL	SSOP	56	20	473.7	14.24	5110	7.87

DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice. В.
 - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15). C.
 - D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated