

TPS55010 2.95-V To 6-V Input, 2 W, Isolated DC/DC Converter with Integrated FETs

1 Features

- Isolated Fly-Buck™ Topology
- Primary Side Feedback
- 100 kHz to 2000 kHz Switching Frequency
- Synchronizes to External Clock
- Adjustable Slow Start
- Adjustable Input Voltage UVLO
- Open Drain Fault Output
- Cycle-by-Cycle Current Limit
- Thermal Shutdown Protection
- 3 mm x 3 mm 16 Pin QFN Package

2 Applications

- Noise Immunity in PLCs, Data Acquisition and Measurement Equipment
- Isolated RS-232 and RS-485 Communication Channels
- Powers Line Drivers, ISO Amplifiers, Sensors, CAN Transceivers
- Floating Supplies for IGBT Gate Drivers
- Promotes Safety in Medical Equipment

3 Description

The TPS55010 is a transformer driver designed to provide isolated power for isolated interfaces, such as RS-485 and RS-232, from 3.3 V or 5 V input supply.

The device uses fixed frequency current mode control and half bridge power stage with primary side feedback to regulate the output voltage for power levels up to 2W. The switching frequency is adjustable from 100 kHz to 2000 kHz so solution size, efficiency and noise can be optimized. The switching frequency is set with a resistor or is synchronized to external clock using the RT/CLK pin. To minimize inrush currents, a small capacitor can be connected to the SS pin. The EN pin can be used as an enable pin or to increase the default input UVLO voltage from 2.6V.

With the same transformer the TPS55010 can provide a solution for different input and output voltage combinations by adjusting the primary side voltage. Off the shelf transformers are available to provide single positive, or dual positive and negative output voltages.


The TPS55010 is available in a 3mm x 3mm 16 pin QFN package with thermal pad.

Device Information (1)


PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS55010	WQFN (16)	3.00 mm x 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

4 Simplified Schematic



Efficiency vs Load Current



GG40



Table of Contents

1 Features	1	8.2 Functional Block Diagram	10
2 Applications	1	8.3 Feature Description	11
3 Description	1	8.4 Device Functional Modes	14
4 Simplified Schematic	1	9 Application And Implementation	17
5 Revision History	2	9.1 Application Information	17
6 Pin Configuration and Functions	3	9.2 Typical Applications	17
7 Specifications	4	9.3 Typical Application, Dual Output	29
7.1 Absolute Maximum Ratings	4	10 Power Supply Recommendations	37
7.2 Handling Rating	4	11 Layout	37
7.3 Recommended Operating Conditions	4	11.1 Layout Guidelines	37
7.4 Thermal Information	5	11.2 Layout Example	37
7.5 Electrical Characteristics	5	12 Device and Documentation Support	38
7.6 Timing Requirements	6	12.1 Device Support	38
7.7 Switching Characteristics	6	12.2 Trademarks	38
7.8 Typical Characteristics	7	12.3 Electrostatic Discharge Caution	38
8 Detailed Description	10	12.4 Glossary	38
8.1 Overview	10	13 Mechanical, Packaging, and Orderable Information	38


5 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (June 2011) to Revision B	Page
• Changed Added the Device information table, Handling Ratings table, Applications and Implementation section, Layout section, and the Device and Documentation Support section	1
• Added the Handling Rating table	4
• Added the Recommended Operating Conditions table	4
• Added Figure 23	23
• Added Figure 24	24
• Changed Figure 26 through Figure 28	26
• Changed Figure 40	27
• Changed Figure 42 through Figure 44	34
• Changed Figure 54	35

Changes from Original (April 2010) to Revision A	Page
• Changed the device status From: Product Preview To: Production	1

6 Pin Configuration and Functions



Pin Functions

Name	Number	Description
VIN	1, 2, 16	Supplies the control circuitry and switches of the power converter.
GND	3, 4, 5	Power Ground. This pin should be electrically connected directly to the thermal pad under the IC.
VSENSE	6	Inverting node of the transconductance error amplifier.
COMP	7	Error amplifier output, and input to the output switch current comparator. Connect frequency compensation components to this pin.
RT/CLK	8	Resistor Timing and External Clock. An internal amplifier holds this pin at a fixed voltage when using an external resistor to ground to set the switching frequency. If the pin is pulled above the PLL upper threshold, a mode change occurs and the pin becomes a synchronization input. The internal amplifier is disabled and the pin is a high impedance clock input to the internal PLL. If clocking edges stop, the internal amplifier is re-enabled and the mode returns to a resistor set function.
SS	9	Slow-start. An external capacitor connected to this pin sets the output rise time.
PH	10, 11, 12	The source of the internal high side power MOSFET, and drain of the internal low side MOSFET.
BOOT	13	A bootstrap capacitor is required between BOOT and PH. If the voltage on this capacitor is below the minimum required by the output device, the output is forced to switch off until the capacitor is refreshed.
FAULT	14	An open drain output. Active low if the output voltage is low due to thermal shutdown, dropout, overvoltage or EN shut down.
EN	15	Enable pin, internal pull-up current source. Pull below 1.2V to disable. Float to enable. Adjust the input undervoltage lockout with two resistors.
THERMAL PAD	17	GND pin should be connected to the exposed thermal pad for proper operation. This thermal pad should be connected to any internal PCB ground plane using multiple vias for good thermal performance.

7 Specifications

7.1 Absolute Maximum Ratings ⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Voltage	VIN	-0.3	7	V
	EN	-0.3	3.6	V
	BOOT		PH + 7	V
	VSENSE	-0.3	3	V
	COMP	-0.3	3	V
	FAULT	-0.3	7	V
	SS	-0.3	3	V
	RT/CLK	-0.3	6	V
	BOOT-PH	-0.3	7	V
	PH	-0.6	7	V
	PH, 10ns Transient	-2	10	V
Current	EN		100	μA
	RT/CLK		100	μA
	COMP		100	uA
	FAULT		10	mA
	SS		100	μA
Operating Junction Temperature		-40	150	°C

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under ELECTRICAL SPECIFICATIONS is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 Handling Rating

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT	
T _{stg}	Storage Temperature	-65	150	°C	
V _(ESD)	Electrostatic Discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	-2	2	kV
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	-500	500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
 (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _I	Input voltage	2.98		6	V
P _O	Output power			2	W

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS55010	UNIT
		RTE (16 PINS)	
θ_{JA}	Junction-to-ambient thermal resistance	60	°C/W
θ_{JCTop}	Junction-to-case (top) thermal resistance	55.5	
θ_{JB}	Junction-to-board thermal resistance	24.9	
ψ_{JT}	Junction-to-top characterization parameter	1.0	
ψ_{JB}	Junction-to-board characterization parameter	24.9	
θ_{JCbott}	Junction-to-case (bottom) thermal resistance	9.9	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

7.5 Electrical Characteristics

$T_J = -40^{\circ}\text{C TO } 150^{\circ}\text{C}$, $V_{IN} = 2.95\text{V TO } 6\text{V}$ (unless otherwise noted)

DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOLTAGE					
Operating input voltage	V_{IN}	2.95		6	V
Shutdown current	$EN = 0\text{V}, 25^{\circ}\text{C}$		2	5	μA
Operating current	$V_{SENSE} = 0.9\text{V}, 25^{\circ}\text{C}$		360	575	μA
Internal undervoltage lockout			2.6	2.9	V
ENABLE					
Enable threshold	rising		1.25	1.37	V
	falling	1.15	1.18		
Input current	Threshold - 50mV		-1.2		μA
	Threshold + 50mV		-4.6		μA
Hysteresis			3.4		
VOLTAGE REFERENCE					
Reference	$3\text{V} < V_{IN} < 6\text{V}$	0.804	0.829	0.854	V
MOSFET					
High side switch resistance	$BOOT - PH = 5\text{V}$		45	81	$\text{m}\Omega$
Low side switch resistance	$V_{IN} = 5\text{V}$		45	81	$\text{m}\Omega$
ERROR AMPLIFIER					
Input current			50		nA
Error amp transconductance	$-2\ \mu\text{A} < I_{(COMP)} < 2\ \mu\text{A}$		245		μS
Error amp dc gain	$V_{SENSE} = 0.8\text{V}$		500		V/V
Minimum unity gain Bandwidth			3		MHz
Error amp source/sink	$V_{(COMP)} = 1\text{V}, 100\text{mV overdrive}$		± 16		μA
COMP to lph gm	$I_{(PH)} = 0.5\text{A}$		7.5		A/V
CURRENT LIMIT					
High side sourcing current limit	$V_{IN} = 3\text{V}$	2	2.75		A
Low Side Sinking Current Limit	$V_{IN} = 3\text{V}$	-3	-4.5		A
THERMAL SHUTDOWN					
Thermal Shutdown			171		$^{\circ}\text{C}$
OT Hysteresis			12		$^{\circ}\text{C}$

Electrical Characteristics (continued)

 $T_J = -40^{\circ}\text{C TO } 150^{\circ}\text{C}$, $V_{IN} = 2.95\text{V TO } 6\text{V}$ (unless otherwise noted)

DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
RT/CLK					
RT/CLK voltage	$R_{(RT/CLK)} = 195\text{ k}\Omega$		0.5		V
RT/CLK high threshold			1.6	2.2	V
RT/CLK low threshold		0.4	0.6		V
BOOT					
Boot UVLO			2.5		V
SS Slow Start					
Charge current	$V_{(SS)} = 0.4\text{ V}$	0.5	2.2	4	μA
SS to VSENSE matching	$V_{(SS)} = 0.4\text{ V}$		35		mV
SS to reference Crossover	98% reference		1.1		V
SS discharge current (overload)	$V_{SENSE} = 0\text{ V}$		325		μA
SS discharge voltage	$V_{SENSE} = 0\text{ V}$		46		mV
SS discharge current (UVLO, EN, thermal fault)	$V_{(SS)} = 0.5\text{ V}$		1.2		mA
VIN UVLO to SS start time			100		μs
FAULT Pin					
VSENSE threshold	VSENSE falling		91		% VREF
	VSENSE rising		108		% VREF
Output high leakage	$V_{SENSE} = V_{REF}$, $V_{(FAULT)} = 5.5\text{ V}$		2		nA
Output low	$I_{(FAULT)} = 3\text{ mA}$		0.3		V
Minimum VIN for valid output	$V_{(FAULT)} < 0.5\text{ V}$ at $100\text{ }\mu\text{A}$			1.6	V

7.6 Timing Requirements







	MIN	TYP	MAX	UNIT
RT/CLK				
Minimum CLK pulse width		75		ns

7.7 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
PH						
t_{on}	Minimum on time	Measured at 10% to 10% of V_{IN}		130	ns	
t_{off}	Minimum off time	$V_{(BOOT-PH)} \geq 3\text{ V}$		0%		
RT/CLK						
	Switching frequency using CLK mode	300		2000	kHz	
	Switching frequency using RT mode	100		2000	kHz	
	Switching Frequency	$R_{(RT/CLK)} = 195\text{ k}\Omega$	400	500	600	kHz
	PLL lock in time		50		μs	
	RT/CLK falling edge to PH rising edge delay		90		ns	
SS Slow Start						
	VIN UVLO to SS start time		100		μs	

7.8 Typical Characteristics



Typical Characteristics (continued)




Figure 7. EN Pin Pullup vs Temperature ($V_{EN} = \text{Threshold } -50 \text{ mV}$)




Figure 8. EN Pin Hysteresis Current vs Temperature




Figure 9. SS Charge Current vs Temperature




Figure 10. Input Start and Stop Voltage vs Temperature




Figure 11. Shutdown Supply Current vs Temperature




Figure 12. VIN Supply Current vs Temperature

Typical Characteristics (continued)




Figure 13. Voltage Reference vs Temperature




Figure 14. Fault Threshold vs Temperature




Figure 15. Fault On-Resistance vs Temperature




Figure 16. SS to VSENSE Offset vs Temperature


8 Detailed Description

8.1 Overview

The TPS55010 is a half bridge transformer driver designed to implement a high efficiency, low power isolated supply. The primary side feedback implemented using two resistors and a primary side capacitor provides excellent regulation over line and load compared to an open loop push pull converter.

The half bridge power stage consists of two integrated n-channel MOSFETs with 45 mΩ on resistance. The drive voltage for the integrated high side MOSFET is supplied by a capacitor between the BOOT and PH pins. The switching frequency is adjusted using a resistor to ground on the RT/CLK pin. The device has an internal phase lock loop (PLL) on the RT/CLK pin that is used to synchronize the high side power switch turn on to a falling edge of an external system clock. The wide switching frequency of 100 kHz to 2000 kHz (300kHz to 2000kHz in CLK mode) allows for efficiency, size optimization or noise avoidance when selecting the switching frequency. The TPS55010 has a typical default start up voltage of 2.6 V. The EN pin has an internal pull-up current source that can be used to adjust the input voltage under voltage lockout (UVLO) with two external resistors. In addition, the pull up current provides a default condition when the EN pin is floating for the device to operate. The total operating current for the TPS55010 is typically 360 μA when not switching and under no load. When the device is disabled, the supply current is less than 5 μA. The slow start (SS) pin is used to minimize inrush currents during start up.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Fixed Frequency PWM Control

The TPS55010 uses an adjustable fixed frequency, peak current mode control. The primary voltage is compared through external resistors on the VSENSE pin to an internal voltage reference by an error amplifier which drives the COMP pin. An internal oscillator initiates the turn on of the high side power switch. The error amplifier output is compared to the high side power switch current. When the power switch current reaches the COMP voltage level the high side power switch is turned off and the low side power switch is turned on. The COMP pin voltage increases and decreases as the output current increases and decreases. The device implements a current limit by clamping the COMP pin voltage to a maximum level. The TPS55010 adds a compensating ramp to the switch current signal. This slope compensation prevents sub-harmonic oscillations as duty cycle increases.

8.3.2 Half Bridge and Bootstrap Voltage

The TPS55010 has an integrated boot regulator and requires a small ceramic capacitor between the BOOT and PH pin to provide the gate drive voltage for the high side MOSFET. The value of the ceramic capacitor should be 0.1 μ F. A ceramic capacitor with an X7R or X5R grade dielectric and a voltage rating of 10 V or higher is recommended because of the stable characteristics over temperature and voltage.

8.3.3 Error Amplifier

The TPS55010 uses a transconductance error amplifier. The amplifier compares the VSENSE voltage to the lower of the SS pin voltage or the internal 0.829 V voltage reference. The transconductance of the error amplifier is 245 μ A/V. The frequency compensation components are placed between the COMP pin and ground.

8.3.4 Voltage Reference


The voltage reference system produces a precise $\pm 3.0\%$ voltage reference over temperature by scaling the output of a temperature-stable band gap circuit. The band gap and scaling circuits produce 0.829 V at the non-inverting input of the error amplifier.

8.3.5 Adjusting the Output Voltage


The primary side voltage is set with a resistor divider from the primary side capacitor to the VSENSE pin. It is recommended to use 1% tolerance or better divider resistors. Start with a 10 k Ω for the R_{LS} resistor and use [Equation 1](#) to calculate R_{HS}. The output voltage is a function of the primary voltage, transformer turns ratio and forward voltage of the diode.

$$R_{HS} = R_{LS} \times \left(\frac{V_{PRI} - 0.829V}{0.829V} \right) \quad (1)$$

$$V_{OUT} = V_{PRI} \times \frac{N_{SEC}}{N_{PRI}} - V_{fd} \quad (2)$$

Feature Description (continued)

Figure 17. Setting the Output Voltage
8.3.6 Enable and Adjusting Undervoltage Lockout

The TPS55010 is disabled when the VIN pin voltage falls below 2.6 V. If an application requires a higher undervoltage lockout (UVLO), use the EN pin as shown in Figure 18 to adjust the input voltage UVLO by using two external resistors. The EN pin has an internal pull-up current source of 1.2 μA that provides the default condition of the TPS55010 operating when the EN pin floats. Once the EN pin voltage exceeds 1.25 V, an additional 3.4 μA of hysteresis is added. When the EN pin is pulled below 1.18 V, the hysteresis current is removed.


Figure 18. Adjustable Under Voltage Lock Out

$$R_{UVLO1} = \frac{V_{START} \left(\frac{V_{ENfalling}}{V_{ENrising}} \right) - V_{STOP}}{I_1 \times \left(1 - \frac{V_{ENfalling}}{V_{ENrising}} \right) + I_{HYS}} \quad (3)$$

$$R_{UVLO2} = \frac{R_{UVLO1} \times V_{ENfalling}}{V_{STOP} - V_{ENfalling} + R_{UVLO1} \times (I_1 + I_{HYS})} \quad (4)$$

Feature Description (continued)

8.3.7 Adjusting Slow Start Time

A capacitor on the SS pin to ground implements a slow start time to minimize inrush current during startup. The TPS55010 regulates to the lower of the SS pin and the internal reference voltage. The TPS55010 has an internal pull-up current source of 2.2 μA which charges the external slow start capacitor. Equation 5 calculates the required slow start capacitor value where T_{SS} is the desired slow start time in ms, I_{SS} is the internal slow start charging current of 2.2 μA , and V_{REF} is the internal voltage reference of 0.829 V.

If during normal operation, the V_{IN} goes below the UVLO, EN pin pulled below 1.18 V, or a thermal shutdown event occurs, the TPS55010 stops switching. When the V_{IN} goes above UVLO, EN is released or pulled high, or a thermal shutdown is exited, then SS is discharged to below 40 mV before reinitiating a powering up sequence. The VSENSE voltage will follow the SS pin voltage with a 35 mV offset up to 85% of the internal voltage reference. When the SS voltage is greater than 85% on the internal reference voltage the offset increases as the effective system reference transitions from the SS voltage to the internal voltage reference. If no slow start time is needed, the SS pin can be left open. The slow start capacitor should be less than 0.47 μF .

$$C_{SS}(\text{nF}) = \frac{T_{SS}(\text{ms}) \times I_{SS}(\mu\text{A})}{V_{REF}(\text{V})} \quad (5)$$

8.3.8 Constant Switching Frequency and Timing Resistor (RT/CLK Pin)

The switching frequency of the TPS55010 is adjustable over a wide range from 100 kHz to 2000 kHz by placing a maximum of 1070 $\text{k}\Omega$ and minimum of 42.2 $\text{k}\Omega$, respectively, on the RT/CLK pin. An internal amplifier holds this pin at a fixed voltage when using an external resistor to ground to set the switching frequency. The RT/CLK is typically 0.5 V. To determine the timing resistance for a given switching frequency, use Equation 6.


To reduce the solution size one would typically set the switching frequency as high as possible, but tradeoffs of the efficiency, maximum input voltage and minimum controllable on time should be considered. The minimum controllable on time is typically 130 ns.

$$R_T(\text{k}\Omega) = \frac{156000}{f_{sw}(\text{kHz})^{1.0793}} \quad (6)$$

8.3.9 How to Interface to RT/CLK Pin

The RT/CLK pin can be used to synchronize the regulator to an external system clock. To implement the synchronization feature connect a square wave to the RT/CLK pin through one of the circuit networks shown in Figure 19. The square wave amplitude must transition lower than 0.4V and higher than 2.2V on the RT/CLK pin and have a high time greater than 75 ns. The synchronization frequency range is 300 kHz to 2000 kHz. The rising edge of the PH is synchronized to the falling edge of RT/CLK pin signal.

The external synchronization circuit should be designed in such a way that the device has the default frequency set resistor connected from the RT/CLK pin to ground should the synchronization signal turn off. It is recommended to use a frequency set resistor connected as shown in Figure 19 through another resistor (e.g 50 Ω) to ground for clock signal that are not Hi-Z or tri-state during the off state. The RT resistor value should set the switching frequency close to the external CLK frequency. It is recommended to ac couple the synchronization signal through a 10 pF ceramic capacitor to RT/CLK pin. The first time the CLK is pulled above the CLK threshold the device switches from the RT resistor frequency to PLL mode. The internal 0.5 V voltage source is removed and the CLK pin becomes high impedance as the PLL starts to lock onto the external signal. Since there is a PLL on the regulator the switching frequency can be higher or lower than the frequency set with the external resistor. The device transitions from the resistor mode to the PLL mode and then will increase or decrease the switching frequency until the PLL locks onto the external CLK frequency within 50 microseconds. When the device transitions from the PLL to resistor mode the switching frequency will slow down from the CLK frequency to 150 kHz, then reapply the 0.5V voltage and the resistor will then set the switching frequency.

Feature Description (continued)

Figure 19. Synchronizing to a System Clock
8.3.10 Overcurrent Protection

The TPS55010 implements a cycle by cycle current limit. During each switching cycle the high side switch current is compared to the voltage on the COMP pin. When the instantaneous switch current intersects the COMP voltage, the high side switch is turned off. During overcurrent conditions that pull the output voltage low, the error amplifier responds by driving the COMP pin high, increasing the switch current. The error amplifier output is clamped internally. This clamp functions as a switch current limit.

8.3.11 Reverse Overcurrent Protection

The TPS55010 implements low side current protection by detecting the voltage across the low side MOSFET. When the converter sinks current through its low side FET, the control circuit turns off the low side MOSFET if the reverse current is more than 4.5 A.

8.3.12 FAULT Pin

The FAULT pin output is an open drain MOSFET. The output is pulled low when the VSENSE voltage is below 91% or rising above 108% of the nominal internal reference voltage. It is recommended to use a pull-up resistor between the values of 1k Ω and 100k Ω to a voltage source that is 6 V or less. The FAULT pin is in a valid state once the VIN input voltage is greater than 1.6 V. The FAULT pin is pulled low, if the input UVLO or thermal shutdown is asserted, or the EN pin is pulled low.

8.3.13 Thermal Shutdown

The device implements an internal thermal shutdown to protect itself if the junction temperature exceeds 171°C. The thermal shutdown forces the device to stop switching when the junction temperature exceeds the thermal trip threshold. Once the die temperature decreases below 159°C, the device reinitiates the power up sequence by discharging the SS pin to below 40 mV. The thermal shutdown hysteresis is 12°C.

8.4 Device Functional Modes
8.4.1 Operation of the Fly-Buck™ Converter

Figure 20 shows a simplified schematic and the two primary operational states of the Fly-Buck converter. The power supply is a variation of a Flyback converter and consists of a half bridge power stage S_{HS} and S_{LS} , transformer, primary side capacitor, diode and output capacitor. The output voltage is regulated indirectly by using the primary side capacitor voltage, V_{PRI} , as feedback. The Fly-Buck is a portmanteau of flyback and buck since the transformer is connected as a flyback converter and the input to output voltage relationship is similar to a buck derived converter, assuming the converter is operating in steady state and the transformer has negligible leakage inductance.

The C_{PRI} and L_{PRI} are charged by the input voltage source VIN during the time the high side switch S_{HS} is on. During this time, diode D1 is reversed biased and the load current is supplied by output capacitor C_O .

Device Functional Modes (continued)

During the off time of S_{HS} , S_{LS} conducts and the voltage on C_{PRI} continues to increase during a portion of the S_{LS} conduction time. The voltage increase is due to the energy transfer from L_{PRI} to C_{PRI} . For the remaining portion of the S_{LS} conduction time, the C_{PRI} voltage decreases because of current in L_{PRI} reverses; see the $i_{L_{PRI}}$ and V_{PRI} waveforms in Figure 21. By neglecting the diode voltage drop, conduction dead time and leakage inductance, the input to output voltage conversion ratio can be derived as shown in Equation 7 from the flux balance in L_{PRI} . It can be seen in Equation 7 that the input to output relationship is the same as a buck-derived converter with transformer isolation. The dc voltage V_{PRI} on the primary side capacitor in Equation 8 has the same linear relationship to the input voltage as a buck converter.




Figure 20. Output Voltage Conversion Ratio

$$\frac{V_O}{V_{IN}} = \frac{N_{SEC}}{N_{PRI}} \times D \tag{7}$$

$$\frac{V_{PRI}}{V_{IN}} = D \tag{8}$$

Device Functional Modes (continued)




Figure 21. Simplified Voltage and Current Waveforms

9 Application And Implementation

9.1 Application Information

The following design example illustrates how to determine the components for a single output isolated power supply. TI offers an EVM (TPS55010EVM-009) with user guide ([SLVU459](#)) and excel calculator tool ([SLVC363](#)) to expedite the design process. Additionally the [PMP6813](#) and [PMP6838](#) reference designs show the small solution size possible with the TPS55010. The support material is available on the TPS55010 product folder at www.ti.com.

9.2 Typical Applications




Figure 22. 5 V to 5 V Isolated Power Supply Schematic

Table 1. Reference Design for Common Applications

	5 V to 5 V at 0.2 A	3.3 V to 5 V at 0.2 A	5 V to 3.3 V at 0.3 A	3.3 V to 3.3 V at 0.3 A
C _{IN}	47 μF X5R 6.3V	100 μF X5R 6.3V	47 μF X5R 6.3V	100 μF X5R 6.3V
C _{OUT}	2 x 10 μF X5R 10V	47 μF X5R 6.3V	22 μF X5R 6.3V	47 μF X5R 6.3V
C _{PRI}	47 μF X5R 10V	100 μF X5R 6.3V	100 μF X5R 6.3V	100 μF X5R 6.3V
C _{BOOT}	0.1 μF X5R 10V	0.1 μF X5R 10V	0.1 μF X5R 10V	0.1 μF X5R 10V
C _{SS}	0.1 μF X5R 10V	0.1 μF X5R 10V	0.1 μF X5R 10V	0.1 μF X5R 10V
C _{COMP}	5.6 nF	3.9 nF	3.3 nF	3.9 nF
C _{HF}	82 pF	68 pF	68 pF	100 pF
R _{COMP}	10.5 kΩ	16.9 kΩ	18.2 kΩ	17.4kΩ
R _{HS}	16.5 kΩ	16.5 kΩ	8.25 kΩ	8.25 kΩ
R _{LS}	10.0 kΩ	10.0 kΩ	10.0 kΩ	10.0 kΩ
R _T	280 kΩ (350kHz)	332 kΩ (300kHz)	402 kΩ (250kHz)	511 kΩ (200kHz)
T1 (See the SLVU459 BOM)	750311880	750311880	750311880	750311880
D1	B120	B120	B120	B120

9.2.1 Design Guide – Step-by-Step Design Procedure

Table 2. Design Parameters

PARAMETER	VALUE
Input Voltage	5 V nominal (4.5 V to 5.5 V)
Output Voltage	5 V
Output Voltage Ripple	<0.5%
Output Current	200 mA
Start Voltage	4.5V
Stop Voltage	4V

9.2.2 Primary Side Voltage

The output voltage is a function of the primary voltage, transformer turns ratio and the diode voltage. The primary voltage is a function of the duty cycle and input voltage, and is similar to a step down (buck) regulator as shown in [Equation 9](#). The primary side voltage must be lower than the minimum operating input voltage by 500 mV to avoid maximum duty cycle problems and allow sufficient time for energy transfer during the low side power switch on time. Typically, a primary side voltage that is 50% of the input voltage is ideal to maximize the output power, but 20% to 80% is acceptable. Using the design constraints, the primary side voltage could be from 3.6 V to 1.1 V. A 2.2 V primary side voltage is selected, and the duty cycle is approximately 45%.

$$D = \frac{V_{PRI}}{V_{IN}} \quad (9)$$

9.2.3 Voltage Feedback

9.2.3.1 Turns Ratio

The transformer turns ratio is calculated using the desired output voltage, diode voltage and the primary voltage. Assuming a diode voltage of 0.5 V, V_{OUT} of 5 V, V_{PRI} of 2.2 V yields a $N_{PRI}:N_{SEC}$ turns ratio of 1:2.5.

$$\frac{N_{SEC}}{N_{PRI}} = \frac{V_{OUT} + V_{FD}}{V_{PRI}} \quad (10)$$

Selecting 10 k Ω for the R_{LS} , R_{HS} is calculated to be 16.5 k Ω using [Equation 11](#). Choose 100 k Ω as the nearest standard value.

It may be necessary to adjust the feedback resistors to optimize the output voltage over the full load range. Usually checking and setting the output voltage to the nominal voltage at 50% load, yields the best results.

$$R_{HS} = R_{LS} \times \left(\frac{V_{PRI} - 0.829V}{0.829V} \right) \quad (11)$$

9.2.4 Selecting the Switching Frequency and Primary Inductance

The selection of switching frequency is usually a trade-off between efficiency and component size. However, when isolation is a requirement, switching frequency is not the key variable in determining solution size. Low switching frequency operation improves efficiency by reducing gate drive losses and MOSFET and diode switching losses. However, a lower switching frequency operation requires a larger primary inductance which will have more windings and higher dc resistance.

The optimal primary inductance should be selected between two inductance values, $L_{PRI(MAX)}$ and $L_{PRI(MIN)}$. The primary inductance should be less than $L_{PRI(MAX)}$ for zero voltage switching to improve efficiency and greater than $L_{PRI(MIN)}$ to avoid the peak switch current from exceeding the high side power switch current limit. The recommended minimum and maximum inductance are calculated with [Equation 12](#) and [Equation 13](#). For low output power applications these design equations can suggest too large of an inductance resulting in a small magnetizing current ripple. The ripple current is part of the PWM control system, so the peak-to-peak magnetizing ripple current should be kept above 400 mA for stable and dependable operation. To keep the magnetizing ripple current above 400 mA, make sure the primary inductance value does not exceed the value

calculated in Equation 14. Once the primary inductance is selected, check against the low side current limit using the Equation 16 and the high side current limit. For this design example, the switching frequency is selected to be 350 kHz. Using Equation 6, the resistor value is 280 kΩ. $L_{PRI(MAX)}$ and $L_{PRI(MIN)}$ are calculated to be 3.5 μH and 1.2 μH respectively assuming a current limit of 2 A. The maximum inductance using Equation 14 to ensure the magnetizing ripple current is high enough is 8.8 μH. Selecting a primary inductance of the 2.5 μH, the positive and negative peak current are calculated as 1.20 A and -1.99 A in the primary which do not exceed the current limits of the power switch. The rms currents can be calculated and used to determine the power dissipation in the device.

The magnetizing ripple current is calculated as 1.41 A using Equation 17. The highside FET and lowside FET rms currents are calculated as 0.43 A and 0.61 A, respectively using Equation 18 and Equation 19. The sum of these currents, i.e. 1.04 A is the primary side rms current for the magnetics.

$$L_{PRI(MAX)} = \frac{V_{IN} \times D \times (1 - D)}{2 \times \frac{N_{SEC}}{N_{PRI}} \times I_{OUT} \times f_{sw}} \quad (12)$$

$$L_{PRI(MIN)} = \frac{V_{IN} \times D \times (1 - D)}{2 \times f_{sw} \times \left(I_{HSCL} - I_{OUT} \times \frac{N_{SEC}}{N_{PRI}} \right)} \quad (13)$$

$$L_{PRI(MAX)} = \frac{(V_{IN} - V_{PRI}) \times D}{0.4A \times f_{sw}} \quad (14)$$

$$I_{Lpri_pospk} \approx I_{OUT} \frac{N_{SEC}}{N_{PRI}} + \frac{V_{IN} \times D \times (1 - D)}{2 \times f_{sw} \times L_{OPRI}} \quad (15)$$

$$I_{Lpri_negpk} \approx -I_{OUT} \frac{N_{SEC}}{N_{PRI}} \times \left(\frac{1 + D}{1 - D} \right) - \frac{V_{IN} \times D \times (1 - D)}{2 \times f_{sw} \times L_{OPRI}} \quad (16)$$

$$I_{m_ripple} = \frac{V_{IN} \times D \times (1 - D)}{f_{sw} \times L_{OPRI}} \quad (17)$$

$$I_{hs_rms} \approx \left(D \times \left(I_{OUT} \frac{N_{SEC}}{N_{PRI}} \right)^2 + \frac{D}{12} \times I_{m_ripple}^2 \right)^{\frac{1}{2}} \quad (18)$$

$$I_{ls_rms} \approx \left(\frac{3 \times D - 1}{3 \times (1 - D)} \times \left(I_{OUT} \times \frac{N_{SEC}}{N_{PRI}} \right)^2 + \frac{I_{m_ripple} \times I_{OUT} \times N_{SEC}}{3 \times N_{PRI}} + \frac{1 - D}{12} \times I_{m_ripple}^2 \right)^{\frac{1}{2}} \quad (19)$$

$$I_{Lrms} \approx I_{HS_rms} + I_{LS_rms} \quad (20)$$

9.2.5 Primary Side Capacitor

The ΔV_{PRI} voltage should be less than 2% of V_{PRI} . The rated RMS current of C_{PRI} should be greater than [Equation 21](#). For this design example, assuming the ΔV_{PRI} is 0.044 V, the primary side capacitance is 24 μF and the rms current is 1.04 A. A 47 $\mu\text{F}/6.3\text{ V X5R}$ ceramic capacitor is used.

$$I_{CPRI_rms} = I_{Lrms} \quad (21)$$

$$I_{CPRI_ch} \approx I_{L_{CPRI_pospk}} \times \sqrt{\frac{D + (1 - D) \times \frac{I_{L_{PRI_pospk}}}{I_{L_{PRI_pospk}} - I_{L_{PRI_negpk}}}}{3}} \quad (22)$$

$$t_{CPRI} \approx \frac{D}{f_{SW}} + \frac{(1 - D)}{f_{SW}} \times \frac{I_{L_{PRI_pospk}}}{I_{L_{PRI_pospk}} - I_{L_{PRI_negpk}}} \quad (23)$$

$$C_{PRI} = \frac{I_{CPRI_ch} \times t_{CPRI}}{\Delta V_{PRI}} \quad (24)$$

9.2.6 Secondary Side Diode

The diode should be selected to handle the voltage stress and rms current calculated in [Equation 25](#) and [Equation 26](#). Typically, a low duty cycle or high turns ratio design will have a larger voltage stress on the diode. At the maximum input voltage of 5.5V, the V_{diode_max} voltage is calculated at 13.3 V. The rms current is calculated as 0.31 A. The diode peak current is 0.71 A using [Equation 27](#) and the power dissipated in the diode is 0.1 W. The B120 diode is used which is rated for 20 V and 1 A.

$$V_{diode_max} = (V_{IN} - V_{PRI}) \times \frac{N_{SEC}}{N_{PRI}} + V_{OUT} \quad (25)$$

$$I_{diode_rms} = 2 \times I_{OUT} \times \left(\frac{1}{3 \times (1 - D)} \right)^{\frac{1}{2}} \quad (26)$$

$$I_{diode_peak} = 2 \times \frac{I_{OUT}}{1 - D} \quad (27)$$

$$P_{diode} = V_{fd} \times I_{OUT} \quad (28)$$

9.2.7 Secondary Side Capacitor

The ΔV_{CO} voltage should be 0.25% to 1% of V_{CO} voltage. The converter transfers energy each switching period to the secondary, since the converter has primary side feedback, at light or no load conditions the output voltage may rise above the desired output. If the application will experience a no load condition, attention to the capacitor voltage ratings should be considered. Adding a ballast load, zener diode or linear regulator can help prevent the overvoltage at light or no load.

The output capacitance is calculated to be 10.1 μF using [Equation 29](#) and the rms current is 0.24 A.

Two 10 $\mu\text{F}/10\text{V}$ X5R ceramic capacitors are used. The effective capacitance is lower than the 20 μF , because of dc voltage bias.

$$C_O = \frac{I_{OUT} \times D}{f_{SW} \times \Delta V_{CO}} \quad (29)$$

$$I_{C_O_rms} = \sqrt{I_{diode_rms}^2 - I_{OUT}^2} \quad (30)$$

9.2.8 Input Capacitor

The ΔV_{CIN} voltage should be 0.25% to 1% of V_{IN} . The TPS55010 requires a high quality ceramic, type X5R or X7R, input decoupling capacitor of at least 2.2 μF of effective capacitance or larger coupled to V_{IN} and GND pins and in some applications additional bulk capacitance. The effective capacitance includes any DC bias effects. The voltage rating of the input capacitor must be greater than the maximum input voltage. In applications with significant unload transients, the bulk input capacitance must be sized to include energy transfer from the primary side capacitor to the input capacitor. The capacitor must also have a ripple current rating greater than the maximum input current ripple of the TPS55010.

The input ripple current can be calculated using [Equation 33](#). The value of a ceramic capacitor varies significantly overtemperature and the amount of DC bias applied to the capacitor. The capacitance variations due to temperature can be minimized by selecting a dielectric material that is stable over temperature. X5R and X7R ceramic dielectrics are usually selected for power regulator capacitors because they have a high capacitance to volume ratio and are fairly stable overtemperature. The output capacitor must also be selected with the DC bias taken into account. The capacitance value of a capacitor decreases as the DC bias across a capacitor increases.

The input capacitor should be larger than the values calculated in [Equation 31](#) and [Equation 32](#). For this design, the calculated minimum input capacitance is 12.6 μF using [Equation 31](#) and the rms current is 0.46 A. A 47 $\mu\text{F}/10\text{V}$ X5R ceramic capacitor is used on the input. A 0.1 μF ceramic capacitor is placed as close to the V_{IN} and GND pins as possible for a good bias supply.

$$C_{IN(MIN)} = \frac{I_{OUT} \frac{N_{SEC}}{N_{PRI}} \times D}{f_{SW} \times \Delta V_{CIN}} \quad (31)$$

$$C_{IN(MIN)} = \frac{I_{m_ripple} \times L_{O(PRI)}}{8 \times (V_{IN} \times V_{PRI}) \times \Delta V_{CINI}} \quad (32)$$

$$I_{Cin_rms} = I_{Lpri_pospk} \times \sqrt{\frac{D}{3}} \quad (33)$$

9.2.9 Y – Capacitor

The Y-capacitor should be used between the primary and secondary to attenuate common mode (CM) noise in noise sensitive applications. When connecting the primary and secondary grounds with a large loop area, the primary side switching noise can be injected via the interwinding capacitance of the isolation transformer, creating common mode noise in the secondary. A Y-capacitor can be used to provide a local return path for these currents with a small capacitor connected between the secondary ground and the primary ground. The voltage rating of the Y-capacitor should be equivalent to the transformer insulation voltage. If the converter is used for safety isolation there is an upper limit on the amount of capacitance. The inter-winding capacitances of the transformer and maximum leakage current (e.g. UL60950 Class I equipment leakage current <3.5 mA) allowed by the safety standard will set the maximum value. It is not recommended to use the Y-capacitor in applications which experience large voltage transients such as a floating gate drive supply in a power inverter.

9.2.10 Slow Start Capacitor

To minimize overshoot during power up or recovery from an overload condition a slow start capacitor is used. A 35-ms slow start is desired and using [Equation 5](#) a 0.1 μF capacitor is calculated.

9.2.11 Bootstrap Capacitor Selection

A 0.1 μF ceramic capacitor must be connected between the BOOT pin and PH pin for proper operation. It is recommended to use a ceramic capacitor with X5R or better grade dielectric. The capacitor should have 10 V or higher voltage rating.

9.2.12 UVLO Resistors

Using the start and stop voltages of 4.5 V and 4 V, respectively, the UVLO resistors 71.5 k Ω and 26.7 k Ω are calculated using [Equation 3](#) and [Equation 4](#).

9.2.13 Compensation

There are several methods used to compensate DC/DC regulators. The method presented here uses the model of the PWM modulator in the [SLVC363](#) excel tool to choose the compensation components. For most optimized loop compensation, the gain and phase of the PWM modulator can be measured with a network measurement tool.

Compensation of a Fly-Buck converter should be done at no load when the loop response is similar to that of a buck converter. With a 47 μF primary capacitor Type 2 compensation is recommended providing a phase boost typically of 165 degrees. For 60 degrees of phase margin, the modulator phase must then be above –105 degrees. The target loop bandwidth is then the frequency when the modulator phase is –105 degrees. [Figure 23](#) shows the modeled modulator frequency response. When modeling the frequency response of the modulator, make sure to include the derating of the ceramic capacitor due to DC bias. In this example the 47 μF capacitor was derated to 36 μF . From this, the target frequency is 29 kHz where the gain is 0.75 dB. With the modulator gain, the value of R_C is chosen to set the gain of the compensated error amplifier at the reciprocal of the modulator gain with [Equation 34](#). C_C is then chosen to place a zero at 1/10 the target bandwidth with [Equation 35](#). C_{HF} from the COMP pin to ground attenuates high frequency noise. This is selected to add a pole at half the switching frequency with [Equation 36](#). In this example, the final standard values for the compensation are $R_C = 10.5 \text{ k}\Omega$, $C_C = 5600 \text{ pF}$ and $C_{HF} = 82 \text{ pF}$.




Figure 23. Modeled Modulator Small Signal Response

$$R_C = \frac{1}{g_{mea} \times \frac{R_{LS}}{(R_{HS} + R_{LS})} \times 10^{\frac{G_{mod_{fbw}}}{20}}} \quad (34)$$


$$C_C = \frac{1}{2\pi \times R_C \times \frac{f_{sw}}{10}} \quad (35)$$

$$C_{HF} = \frac{1}{2\pi \times R_C \times \frac{f_{sw}}{2}} \quad (36)$$

9.2.14 Design Tips

In applications operating near the maximum input voltage (for example 5 V and higher) and at high risk for overload conditions on the output, a bulk ceramic input capacitor with low ESR may be necessary to keep the input voltage stable. If the low-side MOSFET turns off while sinking current energy is transferred back to the input and the additional capacitance is used to absorb this energy. During over load conditions the peak current transferred to the input can be as high as the low-side MOSFET sinking current limit.

If there is a large ripple on VIN, there is not only risk of exceeding the absolute maximum voltage on the VIN pin, but also on the PH pin. When the low-side MOSFET turns off while sinking current the body diode of the internal high-side MOSFET will conduct for a short dead time period before the high-side MOSFET turns on. While the body diode conducts, the PH pin voltage is equal to VIN + Vbody. Vbody is 0.8 V typical but can be as high as 1.2 V maximum. The 0.1 μF bypass input capacitor should be placed as close as is practically possible to the VIN and GND pins to help minimize high frequency voltage overshoot at the PH pin. Additionally a snubber capacitor located as close as possible to the PH pins and the GND pins with a value of 1000 pF limits the slew rate of the PH node to reduce the voltage stress at the PH pin. To further reduce the voltage stress on the internal low-side MOSFET, an external schottky diode with a low voltage drop can be added from the PH pin to the VIN pin. This bypasses the body diode of the internal high-side MOSFET. Figure 24 shows the added components.


Figure 24. Other External Components

9.2.15 How to Specify a Fly-Buck Transformer

There are two catalog transformers available for the TPS55010. See [Table 3](#)

Table 3. Transformers

Part Number	Specifications	Vendor
750311880	2.5 μ H, 1:2.5 Turns Ratio, Basic Insulation, 2500 Vrms	See the SLVU459 BOM
750311780	2.0 μ H, 1:8:8 Turns Ratio, Basic Insulation, 2000 Vrms	See the SLVU494 BOM

If a catalog or standard off the shelf transformer is not available, use this section to determine the transformer specifications to supply a vendor. Selecting the magnetizing inductance is similar to the conventional flyback converter operating in continuous conduction mode. One distinction is the voltage across the transformer during the on time is different. The voltage is the difference in the input voltage and voltage across the primary capacitor. For a conventional flyback, only the input voltage is across the primary. Another distinction is the peak current in the primary is the negative current peak.

Table 4. Transformer Design Form

PARAMETER	DESCRIPTION		
Input Voltage Range (V)			
Output Voltage (V)			
Output Current (A)			
Operating Mode	Continuous Conduction Mode		
Primary Voltage (V)	Use Equation 9 and Equation 10		
Duty Cycle Range (%)	Use Equation 9		
Turns Ratio ($N_{PRI}:N_{SEC}$)	Use Equation 10		
Switching Frequency (Hz)	Use Equation 12 to Equation 16		
Primary Inductance (H)	Use Equation 12 to Equation 16		
Peak Current Positive (A)	Use Equation 12 to Equation 16		
Peak Current Negative (A)	Use Equation 12 to Equation 16		
Insulation Requirements	Functional, Basic, Reinforced		
Regulatory Agencies/Specification	UL, IEC		
Dielectric Withstand Voltage	AC	DC	
Working Voltage	AC	DC	




Figure 25. Topology

9.2.16 Application Curves




Figure 26. Efficiency vs Output Current




Figure 27. Output Voltage vs Output Current




Figure 28. Output Voltage vs Input Voltage




Figure 29. Power Up with Input Voltage




Figure 30. Power Up with Enable Pin




Figure 31. Power Down with Input Voltage




Figure 32. Power Down with Enable Pin




Figure 33. Inrush Current During Power Up




Figure 34. Synchronize to External Clock




Figure 35. Load Step Response




Figure 36. Load Step Response




Figure 37. Line Step Response




Figure 38. Line Step Response




Figure 39. Steady State Waveforms




Figure 40. Frequency Response

9.3 Typical Application, Dual Output




Figure 41. 5 V to 15 V and -15 V Isolated Power Supply

Table 5. Reference Design for Dual Output Application

	5 V to +15 V and -15 V at 0.04 A each
C_{IN}	47 μ F X5R 6.3V
C_{OPOS}, C_{ONEG}	10 μ F X5R 25V
C_{PRI}	47 μ F X5R 10V
C_{BOOT}	0.1 μ F X5R 10V
C_{SS}	0.1 μ F X5R 10V
C_C	3.9 nF
C_{HF}	68 pF
R_C	11.0 k Ω
R_{HS}	13.7 k Ω
R_{LS}	10.0 k Ω
R_T	243 k Ω
T1	750311780 (See the SLVU494 BOM)
D_{POS}, D_{NEG}	B1100

9.3.1 Design Guide Requirements

Table 6. Design Parameters

PARAMETER	VALUE
Input Voltage	5 V nominal (4.5 V to 5.5 V)
Positive Output Voltage, $V_{O(POS)}$	+15 V
Negative Output Voltage, $V_{O(NEG)}$	-15 V
Output Voltage Ripple	<0.5%
Output Current $I_{O(POS)}$, $I_{O(NEG)}$	40 mA
Start Voltage	4.5 V
Stop Voltage	4 V

9.3.2 Detailed Design Procedures

9.3.2.1 Primary Side Voltage for Dual Output

Similar to the single output design, the dual output voltages are a function of the primary voltage, transformer turns ratio and the diode voltages. Using the same design constraints as the single, the primary side voltage could be from 3.6 V to 1.1 V. A 1.93 V primary side voltage is selected, and the duty cycle is approximately 38.5%.

$$D = \frac{V_{PRI}}{V_{IN}} \quad (37)$$

9.3.2.2 Turns Ratio

The transformer turns ratio is calculated using the desired output voltages, diode voltages and the primary voltage. Assuming diode voltages of 0.5 V, V_{OPOS} of 15 V, V_{ONEG} of -15V and a V_{PRI} of 1.93 V yields a $N_{PRI} \times N_{SEC1} \times N_{SEC2}$ turns ratio of 1:8:8. Since the TPS55010 is flexible on the adjusting the primary side, a couple iterations of selecting turns ratio may help find a solution that is good for multiple applications with the same transformer.

$$\frac{N_{SEC1} + N_{SEC2}}{N_{PRI}} = \frac{V_{OPOS} - V_{ONEG} + 2 \times V_{FD}}{V_{PRI}} \quad (38)$$

9.3.2.3 Voltage Feedback

Selecting 10 k Ω for the R_{LS} , R_{HS} is calculated to be 13.28 k Ω using [Equation 39](#). Choose 13.7 k Ω as the nearest standard value.

$$R_{HS} = R_{LS} \times \left(\frac{V_{PRI} - 0.829V}{0.829V} \right) \quad (39)$$

9.3.2.4 Selecting the Switching Frequency and Primary Inductance

For this design example, the switching frequency is selected to be 400 kHz. Using [Equation 6](#), the timing resistor value is 243 k Ω . L_{Omax} and L_{Omin} are calculated to be 2.31 μ H and 1.09 μ H respectively assuming a current limit of 2 A. Also check that the inductance doesn't exceed the value calculated by [Equation 14](#) to ensure there is enough current ripple for the PWM control system. Selecting a primary inductance of the 2 μ H, the positive and negative peak current are calculated as 1.38 A and -2.19 A in the primary which do not exceed the current limits of the power switch. The rms currents can be calculated and used to determine the power dissipation in the device. The magnetizing ripple current is calculated as 1.48 A using [Equation 45](#).

The highside FET and lowside FET rms currents are calculated as 0.478 A and 0.681 A, respectively using [Equation 46](#) and [Equation 47](#). The sum of these currents, i.e. 1.16 A is the primary side rms current for the magnetics.

$$I_{OPN} = \left(I_{OPOS} \frac{N_{SEC1}}{N_{PRI}} + I_{ONEG} \frac{N_{SEC2}}{N_{PRI}} \right) \quad (40)$$

$$L_{OMAX} = \frac{V_{IN} \times D \times (1 - D)}{2 \times I_{OPN} \times f_{SW}} \quad (41)$$

$$L_{OMIN} = \frac{V_{IN} \times D \times (1 - D)}{2 \times f_{SW} \times (I_{HSCL} - I_{OPN})} \quad (42)$$

$$I_{Lpri_pospk} \approx I_{OPN} + \frac{V_{IN} \times D \times (1 - D)}{2 \times f_{SW} \times L_{OPRI}} \quad (43)$$

$$I_{Lpri_negpk} \approx -I_{OPN} \times \left(\frac{1 + D}{1 - D} \right) - \frac{V_{IN} \times D \times (1 - D)}{2 \times f_{SW} \times L_{OPRI}} \quad (44)$$

$$I_{m_ripple} = \frac{V_{IN} \times D \times (1 - D)}{f_{sw} \times L_{OPRI}} \quad (45)$$

$$I_{HS_rms} \approx \left(D \times I_{OPN}^2 + \frac{D}{12} \times I_{m_ripple}^2 \right)^{\frac{1}{2}} \quad (46)$$

$$I_{LS_rms} \approx \left(\frac{3 \times D - 1}{3 \times (1 - D)} \times I_{OPN}^2 + \frac{I_{m_ripple}}{3} \times I_{OPN} + \frac{1 - D}{12} \times I_{m_ripple}^2 \right)^{\frac{1}{2}} \quad (47)$$

9.3.2.4.1 Primary Side Capacitor

The ΔV_{PRI} voltage should be less than 2% of V_{PRI} . The rated RMS current of C_{PRI} should be greater than Equation 48. For this design example, the charging current and time need to be calculated using Equation 49 and Equation 50. The I_{CPRI_ch} is 0.63 A and the t_{CPRI} is 1.56 μ s. Assuming the ΔV_{PRI} is 0.193 V, the primary side capacitance is 25.4 μ F using Equation 48. The rms current is 1.16 A from Equation 48. A 47 μ F/6.3V X5R ceramic capacitor is used.

$$I_{CPRI_rms} \approx I_{LS_rms} + I_{HS_rms} \quad (48)$$

$$I_{CPRI_ch} \approx I_{Lpri_pospk} \times \sqrt{\frac{D + (1 - D) \times \frac{I_{Lpri_pospk}}{I_{Lpri_pospk} - I_{Lpri_negpk}}}{3}} \quad (49)$$

$$t_{CPRI} \approx \frac{D}{f_{SW}} + \frac{(1-D)}{f_{SW}} \times \frac{IL_{pri_pospk}}{IL_{pri_pospk} - IL_{pri_negpk}} \quad (50)$$

$$C_{PRI} = \frac{(I_{CPRI_ch} \times t_{CPRI})}{\Delta V_{PRI}} \quad (51)$$

9.3.2.4.2 Secondary Side Diode

The diodes should be selected to handle the voltage stresses and rms currents calculated in [Equation 52](#) and [Equation 54](#). Typically, a low duty cycle or high turns ratio design will have a larger voltage stress on the diode

At the maximum input voltage of 5.5 V, the V_{diode_max} voltage is calculated at 43.56 V. The rms current is calculated as 0.059 A. The diode peak current is 0.130 A using [Equation 53](#) and the power dissipated in the diode is 0.02 W. The B1100 diode will be used which is rated for 100 V and 1 A.

$$V_{diode_max} = (V_{IN_max} - V_{PRI}) \times \frac{N_{SEC1}}{N_{PRI}} + V_{OPOS} = (V_{IN_max} - V_{PRI}) \times \frac{N_{SEC2}}{N_{PRI}} + V_{ONEG} \quad (52)$$

$$I_{diode_peak} = 2 \times \frac{I_{OPOS}}{1-D} = 2 \times \frac{I_{ONEG}}{1-D} \quad (53)$$

$$I_{diode_rms} = 2 \times I_{OPOS} \times \left(\frac{1}{3 \times (1-D)} \right)^{\frac{1}{2}} = 2 \times I_{ONEG} \times \left(\frac{1}{3 \times (1-D)} \right)^{\frac{1}{2}} \quad (54)$$

$$P_{diode} = V_{FD} \times I_{OPOS} = V_{FD} \times I_{ONEG} \quad (55)$$

9.3.2.4.3 Secondary Side Capacitor

The ΔV_{COPOS} and ΔV_{CONEG} voltage should be 0.25% to 1% of the respective nominal voltage. The converter transfers energy each switching period to the secondary, since the converter has primary side feedback, at light or no load conditions the output voltage may rise above the desired output. If the application will experience a no load condition, attention to the capacitor voltage ratings should be considered. Adding a ballast load, zener diode or linear regulator can help prevent the overvoltage at light or no load.

The output capacitance is calculated to be 0.51 μ F assuming a ΔV_{COPOS} of 75 mV using [Equation 56](#) and the rms current is 0.043 A from [Equation 57](#). 10 μ F/25 V capacitors are used for V_{OPOS} and V_{ONEG} output.

$$C_O = \frac{I_{OPOS} \times D}{f_{SW} \times \Delta V_{COPOS}} = \frac{I_{ONEG} \times D}{f_{SW} \times \Delta V_{CONEG}} \quad (56)$$

$$I_{CO_rms} = \sqrt{I_{diode_rms}^2 - I_{OPOS}^2} \quad (57)$$

9.3.2.4.4 Input Capacitor

The ΔV_{CIN} voltage should be 0.25% to 1% of V_{IN} . The TPS55010 requires a high quality ceramic, type X5R or X7R, input decoupling capacitor of at least 2.2 μF of effective capacitance or larger coupled to VIN and GND pins and in some applications additional bulk capacitance. The effective capacitance includes any DC bias effects. The voltage rating of the input capacitor must be greater than the maximum input voltage. The input ripple current can be calculated using [Equation 59](#), select a capacitor with a larger ripple current rating.

In applications with significant unload transients, the bulk input capacitance must be sized to include energy transfer from the primary side capacitor to the input capacitor. The input capacitor should be larger than the values calculated in [Equation 58](#) and [Equation 32](#). For this design, the input capacitance is calculated 12.4 μF using [Equation 58](#) and the rms current is 0.495 A. A 47 $\mu\text{F}/10\text{ V}$ X5R ceramic capacitor is used on the input. A 0.1 μF ceramic capacitor is placed as close to the VIN and GND pins as possible for a good bias supply.

$$C_{IN} = \frac{I_{OPN} \times D}{f_{SW} \times \Delta V_{CIN}} \quad (58)$$

$$I_{CIN_rms} = I_{Lpri_pospk} \times \sqrt{\frac{D}{3}} \quad (59)$$

9.3.2.5 Compensation

Compensation of the dual output design is the same as the single output presented in [Compensation](#). Using the Model of the PWM modulator in the [SLVC363](#) excel tool the target frequency is 34 kHz and the modulator gain at this frequency is -1.04 dB. Using [Equation 34](#) to [Equation 36](#) the final nearest standard values for the compensation are $R_C = 11\text{ k}\Omega$, $C_C = 3900\text{ pF}$ and $C_{HF} = 68\text{ pF}$.

9.3.2.6 Application Curves




Figure 42. Efficiency vs Output Current




Figure 43. Output Voltage vs Output Current




Figure 44. Output Voltage vs Input Voltage




Figure 45. Power Up with Input Voltage




Figure 46. Power Up with Enable Pin




Figure 47. Power Down with Input Voltage




Figure 48. Power Down with Enable Pin




Figure 49. Load Step Response




Figure 50. Load Step Response




Figure 51. Line Step Response




Figure 52. Line Step Response




Figure 53. Steady State Waveforms




Figure 54. Loop Response

10 Power Supply Recommendations

The devices are designed to operate from an input voltage supply range between 2.95 V and 6 V. This input supply must be well regulated. If the input supply is located more than a few inches from the TPS55010 IC additional bulk capacitance may be required in addition to the ceramic bypass capacitors. An electrolytic capacitor with a value of 47 μF is a typical choice.

11 Layout

11.1 Layout Guidelines

Layout is a critical portion of good power supply design. There are several signal paths that conduct fast changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade the power supplies performance. Care should be taken to minimize the loop area formed by the bypass capacitor connections and the VIN pins. See Figure 55 for a PCB layout example. The GND pins should be tied directly to the thermal pad under the IC. The power pad should be connected to any internal PCB ground planes using multiple vias directly under the IC. Additional vias can be used to connect the top side ground area to the internal planes near the input and output capacitors.

- Locate the input bypass capacitor as close to the IC as possible.
- The PH pin should be routed to the primary side of the transformer.
- Since the PH connection is the switching node, the transformer should be located close to the PH pins, and the area of the PCB conductor minimized to prevent excessive capacitive coupling.
- The boot capacitor must also be located close to the device.
- The sensitive analog ground connections for the feedback voltage divider, compensation component, slow start capacitor and frequency set resistor should be connected to a separate analog ground trace as shown.
- The RT/CLK pin is particularly sensitive to noise so the R_T resistor should be located as close as possible to the IC and routed with minimal lengths of trace. Avoid connecting y capacitor on nodes which experience high dv/dt .

11.2 Layout Example




Figure 55. PCB Layout Example

12 Device and Documentation Support

12.1 Device Support

12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

12.2 Trademarks

Fly-Buck is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

12.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.4 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS55010RTER	ACTIVE	WQFN	RTE	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	55010	Samples
TPS55010RTET	ACTIVE	WQFN	RTE	16	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	55010	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBsolete: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS55010RTER	WQFN	RTE	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS55010RTET	WQFN	RTE	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS55010RTER	WQFN	RTE	16	3000	367.0	367.0	35.0
TPS55010RTET	WQFN	RTE	16	250	210.0	185.0	35.0

GENERIC PACKAGE VIEW

RTE 16

WQFN - 0.8 mm max height

3 x 3, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.




4225944/A

EXAMPLE BOARD LAYOUT


RTE0016F

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:20X



4219119/A 03/2018

NOTES: (continued)


- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RTE0016F

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 17:
84% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:25X

4219119/A 03/2018

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2023, Texas Instruments Incorporated