

ISO7710-Q1 High Speed, Robust EMC Reinforced Single-Channel Digital Isolator

1 Features

- · Qualified for automotive applications
- · AEC-Q100 Qualified with the following results:
 - Device temperature grade 1: -40°C to +125°C ambient operating temperature range
 - Device HBM ESD classification level 3A
 - Device CDM ESD classification level C6
- Functional Safety-Capable
 - Documentation available to aid functional safety system design
- 100 Mbps data rate
- Robust isolation barrier:
 - >100-year projected lifetime at 1500 V_{RMS} working voltage
 - Up to 5000 V_{RMS} isolation rating
 - Up to 12.8 kV surge capability
 - ±100 kV/µs typical CMTI
- Wide supply range: 2.25 V to 5.5 V
- 2.25 V to 5.5 V Level translation
- Default output high (ISO7710) and low (ISO7710F) options
- Low power consumption, typical 1.7 mA at 1 Mbps
- Low propagation delay: 11 ns Typical (5-V Supplies)
- Robust electromagnetic compatibility (EMC)
 - System-level ESD, EFT, and surge immunity
 - ±8 kV IEC 61000-4-2 contact discharge protection across isolation barrier
 - Low emissions
- Wide-SOIC (DW-16) and narrow-SOIC (D-8) package options
- Section 6.7
 - VDE reinforced insulation per DIN VDE V 0884-11:2017-01
 - UL 1577 component recognition program
 - IEC 60950-1, IEC 62368-1, IEC 61010-1, IEC 60601-1 and GB 4943.1-2011 certifications

2 Applications

- Hybrid, electric and power train system (EV/HEV)
 - Battery management system (BMS)
 - On-board charger
 - Traction inverter
 - DC/DC converter
 - Inverter and motor control

3 Description

The ISO7710-Q1 device is a high-performance, single-channel digital isolator with 5000 V $_{\rm RMS}$ (DW package) and 3000 V $_{\rm RMS}$ (D package) isolation ratings per UL 1577. This device is also certified by VDE, TUV, CSA, and CQC.


The ISO7710-Q1 device provides high electromagnetic immunity and low emissions at low power consumption, while isolating CMOS or LVCMOS digital I/Os. The isolation channel has a logic input and output buffer separated by a double capacitive silicon dioxide (SiO_2) insulation barrier. In the event of input power or signal loss, default output is *high* for a device without suffix F and *low* for a device with suffix F. See the *Device Functional Modes* section for further details.

Used in conjunction with isolated power supplies, the device helps prevent noise currents on data buses, such as CAN and LIN, or other circuits from entering the local ground and interfering with or damaging sensitive circuitry. Through innovative chip design and layout techniques, the electromagnetic compatibility of the ISO7710-Q1 device has been significantly enhanced to ease system-level ESD, EFT, surge, and emissions compliance. The ISO7710-Q1 device is available in 16-pin SOIC wide-body (DW) and 8-pin SOIC narrow-body (D) packages.

Device Information

PART NUMBER (1)	PACKAGE	BODY SIZE (NOM)
ISO7710-Q1	SOIC (D)	4.90 mm × 3.91 mm
	SOIC (DW)	10.30 mm × 7.50 mm

 For all available packages, see the orderable addendum at the end of the data sheet.



Copyright © 2019, Texas Instruments Incorporated

Simplified Schematic



Table of Contents

2 3	Features. Applications. Description	1 1
	Revision History	
	Pin Configuration and Functions	
b	Specifications	
	6.1 Absolute Maximum Ratings	
	6.2 ESD Ratings	
	6.3 Recommended Operating Conditions	
	6.4 Thermal Information	
	6.5 Power Ratings	
	6.6 Insulation Specifications	8
	6.7 Safety-Related Certifications	
	6.8 Safety Limiting Values	
	6.9 Electrical Characteristics—5-V Supply	
	6.10 Supply Current Characteristics—5-V Supply	
	6.11 Electrical Characteristics—3.3-V Supply	
	6.12 Supply Current Characteristics—3.3-V Supply	
	6.13 Electrical Characteristics—2.5-V Supply	
	6.14 Supply Current Characteristics—2.5-V Supply	13
	6.15 Switching Characteristics—5-V Supply	14
	6.16 Switching Characteristics—3.3-V Supply	14
	6.17 Switching Characteristics—2.5-V Supply	14
	6.18 Insulation Characteristics Curves	15

6.19 Typical Characteristics	. 16
7 Parameter Measurement Information	. 18
8 Detailed Description	. 19
8.1 Overview	
8.2 Functional Block Diagram	. 19
8.3 Feature Description	
8.4 Device Functional Modes	
9 Application and Implementation	. 22
9.1 Application Information	
9.2 Typical Application	. 22
10 Power Supply Recommendations	25
11 Layout	
11.1 Layout Guidelines	. 26
11.2 Layout Example	. 26
12 Device and Documentation Support	27
12.1 Documentation Support	. 27
12.2 Related Links	. 27
12.3 Receiving Notification of Documentation Updates	27
12.4 Support Resources	. 27
12.5 Trademarks	27
12.6 Electrostatic Discharge Caution	27
12.7 Glossary	27
13 Mechanical, Packaging, and Orderable	
Information	. 27

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision A (April 2020) to Revision B (October 2020)	Page
•	Added Functional Safety bullets in Section 1	1
С	hanges from Revision * (March 2017) to Revision A (April 2020)	Page
•	Made editorial and cosmetic changes throughout the document	1
•	Changed From: "Isolation Barrier Life: >40 Years" To: " >100-year projected lifetime at 1500 V _{RMS} worki voltage" in Section 1	-
•	Added "Up to 5000 V _{RMS} isolation rating" in Section 1	1
•	Added "Up to 12.8 kV surge capability" in Section 1	1
•	Added "±8 kV IEC 61000-4-2 contact discharge protection across isolation barrier" in Section 1	1
•	Changed From: "VDE Reinforced Insulation per DIN V VDE V 0884-10 (VDE V 0884-10):2006-12" To: " reinforced insulation per DIN VDE V 0884-11:2017-01" in Section 1	
•	Combined CSA, CQC, and TUV bullets into a single bullet with standard names in Section 1	1
•	Deleted "VDE, UL, CSA, and TUV Certifications for DW-16 package complete; all other certifications planned" bullet in Section 1	1
•	Updated list of applications in Section 2 section	1
•	Updated Figure 3-1 to show two isolation capacitors in series instead of a single isolation capacitor	
•	Added "Contact discharge per IEC 61000-4-2" specification of ±8000 V in Section 6.2 table	
•	Changed 'Signaling' rate to 'Data' rate and added table note to Data rate specification in Section 6.3 tab	
•	Changed V _{IORM} Value for DW-16 package From: "1414 V _{PK} " To: "2121 V _{PK} " in Section 6.6 table	
•	Changed V_{IOWM} value for DW-16 package From: "1000 V_{RMS} " and "1414 V_{DC} " To: "1500 V_{RMS} " and "21 $_{DC}$ " in Section 6.6 table	21 V
•	Added 'see Figure 9-5" to TEST CONDITIONS of V _{IOWM} specification	<mark>8</mark>



•	Changed V _{IOTM} TEST CONDITIONS for 100% production test From: "V _{TEST} = V _{IOTM} " To: "V _{TEST} = 1.2 x V IOTM" in Section 6.6 table
•	Changed V _{IOSM} TEST CONDITIONS From: "Test method per IEC 60065" To: "Test method per IEC 62368-1" in Section 6.6 table
•	Updated certification information in Section 6.7 table
	Corrected ground symbols for "Input (Devices with F suffix)" in Section 8.4.1
	Fixed Figure 9-2 INPUT wire connection
	Added Section 9.2.3.1 sub-section under Section 9.2.3 section
•	Added 'How to use isolation to improve ESD, EFT, and Surge immunity in industrial systems' to Section 12.1
	section 27



5 Pin Configuration and Functions




Figure 5-1. DW Package 16-Pin SOIC Top View






Figure 5-2. D Package 8-Pin SOIC Top View

Table 5-1. Pin Functions

PIN				
NAME	NO.		I/O	DESCRIPTION
NAME	DW	D		
V _{CC1}	3	1, 3	—	Power supply, V _{CC1}
V _{CC2}	14	8	—	Power supply, V _{CC2}
GND1	1, 7	4	—	Ground connection for V _{CC1}
GND2	9, 16	5	—	Ground connection for V _{CC2}
IN	4	2	I	Input channel
OUT	13	6	0	Output channel
NC	2, 5, 6, 8, 10 ,11, 12, 15	7	_	Not connect pin; it has no internal connection



6 Specifications

6.1 Absolute Maximum Ratings

See (1)

		MIN	MAX	UNIT
V _{CC1} , V _{CC2}	Supply voltage ⁽²⁾	-0.5	6	V
V	Voltage at IN, OUT	-0.5	V _{CC} + 0.5 ⁽³⁾	V
I _O	Output Current	-15	15	mA
TJ	Junction temperature		150	°C
T _{stg}	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values except differential I/O bus voltages are with respect to the local ground terminal (GND1 or GND2) and are peak voltage values.

(3) Maximum voltage must not exceed 6 V.

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±6000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	±1500	v
· (E3D)		Contact discharge per IEC 61000-4-2; Isolation barrier withstand test $^{\rm (2)\ (3)}$	±8000	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

(2) IEC ESD strike is applied across the barrier with all pins on each side tied together creating a two-terminal device.

(3) Testing is carried out in air or oil to determine the intrinsic contact discharge capability of the device.

6.3 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
V _{CC1} , V _{CC2}	Supply voltage		2.25		5.5	V
V _{CC(UVLO+)}	UVLO threshold when supply vo	Itage is rising		2	2.25	V
V _{CC(UVLO-)}	UVLO threshold when supply vo	Itage is falling	1.7	1.8		V
V _{HYS(UVLO)}	Supply voltage UVLO hysteresis		100	200		mV
I _{ОН}		V _{CC2} = 5 V	-4			
	High-level output current	V _{CC2} = 3.3 V	-2			mA
		V _{CC2} = 2.5 V	-1			
		V _{CC2} = 5 V			4	
I _{OL}	Low-level output current	V _{CC2} = 3.3 V			2	mA
		V _{CC2} = 2.5 V			1	
V _{IH}	High-level input voltage		0.7 × V _{CC1}		V _{CC1}	V
VIL	Low-level input voltage		0		0.3 × V _{CC1}	V
DR ⁽¹⁾	Data rate		0		100	Mbps
T _A	Ambient temperature		-40	25	125	°C

(1) 100 Mbps is the maximum specified data rate, although higher data rates are possible.



6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾ Junction-to-ambient thermal resistance top) Junction-to-case(top) thermal resistance	ISO77		
	THERMAL METRIC ⁽¹⁾	DW (SOIC)	D (SOIC)	UNIT
		(16-Pin)	(8-Pin)	-
R _{θJA}	Junction-to-ambient thermal resistance	94.4	146.1	°C/W
R _{0JC(top)}	Junction-to-case(top) thermal resistance	57.3	63.1	°C/W
R _{θJB}	Junction-to-board thermal resistance	57.1	80.0	°C/W
ΨJT	Junction-to-top characterization parameter	40.0	9.6	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	56.8	79.0	°C/W
R _{0JC(bottom)}	Junction-to-case(bottom) thermal resistance	n/a	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Power Ratings

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
P _D		$V_{CC1} = V_{CC2} = 5.5 \text{ V}, T_J = 150^{\circ}\text{C}, C_L = 15 \text{ pF},$ input a 50 MHz 50% duty cycle square wave			50	mW
P _{D1}		$V_{CC1} = V_{CC2} = 5.5 \text{ V}, T_J = 150^{\circ}\text{C}, C_L = 15 \text{ pF},$ input a 50 MHz 50% duty cycle square wave			12.5	mW
P _{D2}	Maximum power dissipation by side-2	$V_{CC1} = V_{CC2} = 5.5 \text{ V}, T_J = 150^{\circ}\text{C}, C_L = 15 \text{ pF},$ input a 50 MHz 50% duty cycle square wave			37.5	mW



6.6 Insulation Specifications

DADAMETED			VA	LUE	
	PARAMETER	TEST CONDITIONS	DW-16	D-8	UNIT
CLR	External clearance ⁽¹⁾	Shortest terminal-to-terminal distance through air	8	4	mm
CPG	External creepage ⁽¹⁾	Shortest terminal-to-terminal distance across the package surface	8	4	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	21	21	μm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112; UL 746A	>600	>600	V
	Material group	According to IEC 60664-1	I	I	
		Rated mains voltage ≤ 150 V _{RMS}	I–IV	I–IV	
	Overveltage estagent per IEC 60664.1	Rated mains voltage ≤ 300 V _{RMS}	I–IV	I–III	
	Overvoltage category per IEC 60664-1	Rated mains voltage ≤ 600 V _{RMS}	I–IV	n/a	
		Rated mains voltage ≤ 1000 V _{RMS}	I–III	n/a	
DIN VD	E V 0884-11:2017-01 ⁽²⁾				
V _{IORM}	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	2121	637	V _{PK}
V _{IOWM}	Maximum working isolation voltage	AC voltage; Time dependent dielectric breakdown (TDDB) test; see Figure 9-5	1500	450	V _{RMS}
		DC voltage	2121	637	V _{DC}
V _{IOTM}	Maximum transient isolation voltage	$V_{\text{TEST}} = V_{\text{IOTM}}$, t = 60 s (qualification); $V_{\text{TEST}} = 1.2 \text{ x } V_{\text{IOTM}}$, t = 1 s (100% production)	8000	4242	V _{PK}
V _{IOSM}	Maximum surge isolation voltage ⁽³⁾	Test method per IEC 62368-1, 1.2/50 μ s waveform, V _{TEST} = 1.6 × V _{IOSM} (qualification)	8000	5000	V _{PK}
	Apparent charge ⁽⁴⁾	Method a, After Input/Output safety test subgroup 2/3, $V_{ini} = V_{IOTM}$, $t_{ini} = 60$ s; $V_{pd(m)} = 1.2 \times V_{IORM}$, $t_m = 10$ s	≤5	≤5	Dq
C		Method a, After environmental tests subgroup 1, $V_{ini} = V_{IOTM}$, $t_{ini} = 60$ s; $V_{pd(m)} = 1.6 \times V_{IORM}$, $t_m = 10$ s	≤5	≤5	
q _{pd}		Method b1; At routine test (100% production) and preconditioning (type test) $V_{ini} = 1.2 \times V_{IOTM}$, $t_{ini} = 1 \text{ s}$; $V_{pd(m)} = 1.875 \times V_{IORM}$, $t_m = 1 \text{ s}$	≤5	≤5	ρo
CIO	Barrier capacitance, input to output ⁽⁵⁾	V_{IO} = 0.4 × sin (2 π ft), f = 1 MHz	~0.4	~0.4	pF
		V _{IO} = 500 V, T _A = 25°C	>10 ¹²	>10 ¹²	
R _{IO}	Isolation resistance ⁽⁵⁾	$V_{IO} = 500 \text{ V}, \ 100^{\circ}\text{C} \le \text{T}_{A} \le 125^{\circ}\text{C}$	>10 ¹¹	>10 ¹¹	Ω
		V _{IO} = 500 V at T _S = 150°C	>10 ⁹	>10 ⁹	
	Pollution degree		2	2	
	Climatic category		55/125/21	55/125/21	
UL 157	7				
V _{ISO}	Withstanding isolation voltage	$V_{\text{TEST}} = V_{\text{ISO}}$, t = 60 s (qualification); $V_{\text{TEST}} = 1.2 \times V_{\text{ISO}}$, t = 1 s (100% production)	5000	3000	V _{RMS}

(1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.

(2) This coupler is suitable for *safe electrical insulation* only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.

(3) Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.

(4) Apparent charge is electrical discharge caused by a partial discharge (pd).

(5) All pins on each side of the barrier tied together creating a two-terminal device.



6.7 Safety-Related Certifications

VDE	CSA	UL	CQC	τυν
Certified according to DIN VDE V 0884-11:2017-01 1	Certified according to IEC 60950-1, IEC 62368-1 and IEC 60601-1	Certified according to UL 1577 Component Recognition Program	Certified according to GB4943.1-2011	Certified according to EN 61010-1:2010/A1:2019, EN 60950-1:2006/A2:2013 and EN 62368-1:2014
Maximum transient isolation voltage, 8000 V $_{PK}$ (DW-16, Reinforced) and 4242 V _{PK} (D-8); Maximum repetitive peak isolation voltage, 2121 V $_{PK}$ (DW-16, Reinforced) and 637 V _{PK} (D-8); Maximum surge isolation voltage, 8000 V _{PK} (DW-16, Reinforced) and 5000 V _{PK} (D-8)	Reinforced insulation per CSA 60950-1-07+A1+A2, IEC 60950-1 2nd Ed.+A1+A2, CSA 62368-1-14 and IEC 62368-1:2014, 800 V_{RMS} (DW-16) and 400 V_{RMS} (D-8) max working voltage (pollution degree 2, material group I); 2 MOPP (Means of Patient Protection) per CSA 60601-1:14 and IEC 60601-1 Ed. 3.1, 250 V_{RMS} (DW-16) max working voltage	DW-16: Single protection, 5000 V _{RMS} ; D-8: Single protection, 3000 V _{RMS}	DW-16: Reinforced Insulation, Altitude ≤ 5000 m, Tropical Climate, 700 V _{RMS} maximum working voltage; D-8: Basic Insulation, Altitude ≤ 5000 m, Tropical Climate, 400 V _{RMS} maximum working voltage	$\begin{array}{c} \text{5000 V}_{\text{RMS}} \text{ (DW-16) and} \\ \text{3000 V}_{\text{RMS}} \text{ (D-8)} \\ \text{Reinforced insulation per} \\ \text{EN 61010-1:2010/A1:2019} \\ \text{up to working voltage of} \\ \text{600 V}_{\text{RMS}} \text{ (DW-16) and} \\ \text{300 V}_{\text{RMS}} \text{ (D-8)} \\ \text{5000 V}_{\text{RMS}} \text{ (DW-16) and} \\ \text{3000 V}_{\text{RMS}} \text{ (DW-16) and} \\ \text{3000 V}_{\text{RMS}} \text{ (D-8)} \\ \text{Reinforced insulation per} \\ \text{EN 60950-1:2006/A2:2013} \\ \text{and EN 62368-1:2014 up} \\ \text{to working voltage of 800} \\ \text{V}_{\text{RMS}} \text{ (DW-16) and 400 V} \\ \\ \text{RMS} \text{ (D-8)} \end{array}$
Certificate number: 40040142	Master contract number: 220991	File number: E181974	Certificate numbers: CQC15001121716 (DW-16) CQC15001121656 (D-8)	Client ID number: 77311

6.8 Safety Limiting Values

Safety limiting intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier potentially leading to secondary system failures.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DW-1	6 Package					
		$R_{\theta JA} = 94.4 \text{ °C/W}, V_I = 5.5 \text{ V}, T_J = 150 \text{ °C}, T_A = 25 \text{ °C}, \text{ see Figure 6-1}$			241	
le	Safety input, output, or	$R_{\theta JA}$ = 94.4 °C/W, V _I = 3.6 V, T _J = 150°C, T _A = 25°C, see Figure 6-1			368	mA
IS	supply current	$R_{\theta JA} = 94.4 \text{ °C/W}, V_I = 2.75 \text{ V}, T_J = 150 \text{ °C}, T_A = 25 \text{ °C},$ see Figure 6-1	482			
Ps	Safety input, output, or total power	$R_{\theta JA} = 94.4 \text{ °C/W}, T_J = 150 \text{ °C}, T_A = 25 \text{ °C}, \text{ see Figure 6-2}$			1324	mW
Τ _S	Maximum safety temperature				150	°C
D-8 P	ackage					

R_{0JA} = 146.1 °C/W, V_I = 5.5 V, T_J = 150°C, T_A = 25°C, see Figure 6-3 156 $R_{\theta JA}$ = 146.1 °C/W, V_I = 3.6 V, T_J = 150°C, T_A = 25°C, Safety input, output, or 238 see Figure 6-3 mΑ I_{S} supply current $R_{\theta JA}$ = 146.1 °C/W, V_I = 2.75 V, T_J = 150°C, T_A = 25°C, see Figure 311 6-3 Safety input, output, or P_{S} $R_{\theta JA}$ = 146.1 °C/W, T_J = 150°C, T_A = 25°C, see Figure 6-4 856 mW total power Maximum safety Τs 150 °C temperature

The maximum safety temperature is the maximum junction temperature specified for the device. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the *Section 6.4* table is that of a device installed on a High-K test board for leaded surface mount packages. The power is the recommended

Copyright © 2020 Texas Instruments Incorporated



maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.



6.9 Electrical Characteristics—5-V Supply

$V_{CC1} = V_{CC2} = 5 V \pm 10\%$	over recommended operating conditions unless otherwise	e noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OH}	High-level output voltage	I _{OH} = –4 mA; see Figure 7-1	V _{CC2} - 0.4	4.8		V
V _{OL}	Low-level output voltage	I _{OL} = 4 mA; see Figure 7-1		0.2	0.4	V
V _{IT+(IN)}	Rising input threshold voltage			0.6 x V _{CC1}	0.7 x V _{CC1}	V
V _{IT-(IN)}	Falling input threshold voltage		0.3 x V _{CC1}	$0.4 \text{ x V}_{\text{CC1}}$		V
V _{I(HYS)}	Input threshold voltage hysteresis		0.1 × V _{CC1}	$0.2 \times V_{CC1}$		V
I _{IH}	High-level input current	V _{IH} = V _{CC1} at IN			10	μA
I _{IL}	Low-level input current	V _{IL} = 0 V at IN	-10			μA
CMTI	Common-mode transient immunity	V _I = V _{CC1} or 0 V, V _{CM} = 1200 V; see Figure 7-3	85	100		kV/µs
CI	Input Capacitance ⁽¹⁾	$V_{I} = V_{CC}/2 + 0.4 \times sin(2\pi ft), f = 1 MHz, V_{CC} = 5 V$		2		pF

(1) Measured from input pin to ground.

6.10 Supply Current Characteristics—5-V Supply

 $V_{CC1} = V_{CC2} = 5 \text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITION	IS	SUPPLY CURRENT	MIN	ТҮР	MAX	UNIT
	V _I = V _{CC1} (ISO7710-Q1), V _I = 0 V (IS	O7710-Q1 with F	I _{CC1}		0.5	0.8	
Supply current - DC signal	suffix)				0.6	1	
Supply current - DC signal	V _I = 0 V (ISO7710-Q1), V _I = V _{CC1} (IS	O7710-Q1 with F	I _{CC1}		1.6		
	suffix)		I _{CC2}		0.6	1	
		1 Mbps	1.5	mA			
			I _{CC2}		0.6	1.1	
Supply current - AC signal	All channels switching with square	10 Mbps	I _{CC1}		1.1	1.6	
Supply current - AC signal	wave clock input; C _L = 15 pF		I _{CC2}		1.1	1.6	
		100 Mbps	I _{CC1}		1.4	2	
		100 Mbps	I _{CC2}		5.9	7	



6.11 Electrical Characteristics—3.3-V Supply

 $V_{CC1} = V_{CC2} = 3.3 \text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	МАХ	UNIT
V _{OH}	High-level output voltage	I _{OH} = –2 mA; see Figure 7-1	$V_{CC2} - 0.3$	3.2		V
V _{OL}	Low-level output voltage	I _{OL} = 2 mA; see Figure 7-1		0.1	0.3	V
V _{IT+(IN)}	Rising input voltage threshold			0.6 x V _{CC1}	0.7 x V _{CC1}	V
V _{IT-(IN)}	Falling input voltage threshold		0.3 x V _{CC1}	0.4 x V _{CC1}		V
V _{I(HYS)}	Input threshold voltage hysteresis		0.1 × V _{CC1}	$0.2 \times V_{CC1}$		V
I _{IH}	High-level input current	V _{IH} = V _{CC1} at IN			10	μA
IIL	Low-level input current	V _{IL} = 0 V at IN	-10			μA
CMTI	Common-mode transient immunity	$V_I = V_{CC1}$ or 0 V, V_{CM} = 1200 V; see Figure 7-3	85	100		kV/µs

6.12 Supply Current Characteristics—3.3-V Supply

 $V_{CC1} = V_{CC2} = 3.3 \text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITION	IS	SUPPLY CURRENT	MIN	ТҮР	МАХ	UNIT
	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	0.8					
Supply current - DC signal	suffix)		I _{CC2}		0.6	1	
	V _I = 0 V (ISO7710-Q1), V _I = V _{CC1} (IS	O7710-Q1 with F	I _{CC1}		1.6	2.5	
	suffix)		I _{CC2}		0.6	1	
		1 Mbps	I _{CC1}		1.1	1.5	mA
		T MDPS	I _{CC2}		0.6	1	IIIA
Supply current - AC signal		10 Mbps	I _{CC1}		1	1.6	
Supply current - AC signal	wave clock input; C _L = 15 pF		I _{CC2}		1.1	1.4	
		100 Mbps	I _{CC1}		1.3	1.8	
		100 Mbps			4.3	5.3	

6.13 Electrical Characteristics—2.5-V Supply

$V_{CC1} = V_{CC2} = 2.5 V \pm 10\%$	over recommended operating	g conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OH}	High-level output voltage	I _{OH} = –1 mA; see Figure 7-1	V _{CC2} - 0.2	2.45		V
V _{OL}	Low-level output voltage	I _{OL} = 1 mA; see Figure 7-1		0.05	0.2	V
V _{IT+(IN)}	Rising input voltage threshold			0.6 x V _{CC1}	0.7 x V _{CC1}	V
V _{IT-(IN)}	Falling input voltage threshold		0.3 x V _{CC1}	0.4 x V _{CC1}		V
V _{I(HYS)}	Input threshold voltage hysteresis		0.1 × V _{CC1}	0.2 × V _{CC1}		V
IIH	High-level input current	V _{IH} = V _{CC1} at IN			10	μA
IIL	Low-level input current	V _{IL} = 0 V at IN	-10			μA
CMTI	Common-mode transient immunity	$V_I = V_{CC1}$ or 0 V, V_{CM} = 1200 V; see Figure 7-3	85	100		kV/µs

6.14 Supply Current Characteristics—2.5-V Supply

 $V_{CC1} = V_{CC2} = 2.5 \text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITION	S	SUPPLY CURRENT	MIN	ТҮР	МАХ	UNIT
	V _I = V _{CC1} (ISO7710-Q1), V _I = 0 V (IS	07710-Q1 with F	I _{CC1}		0.5	MAX 0.8 1 2.5 1 1.5 1.5 1.4 1.6 4.4	
Supply current - DC signal	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$)					
Supply current - DC signal	V _I = 0 V (ISO7710-Q1), V _I = V _{CC1} (IS	07710-Q1 with F	I _{CC1}		1.6	2.5	
	suffix)		I _{CC2}		0.6	1	
		1 Mbps	I _{CC1}		1.1	1	mA
			I _{CC2}		0.6	1	IIIA
Supply current - AC signal		10 Mbps	I _{CC1}		1.1	1.5	
Supply current - AC signal	wave clock input; C _L = 15 p-		I _{CC2}		0.9	1.4	
		100 Mbps	I _{CC1}		1.2	1.6	
			I _{CC2}		3.4	4.4	



6.15 Switching Characteristics—5-V Supply

$V_{CC1} = V_{CC2} = 5 \text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

001 0		5				
	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay time	See Figure 7-1	6	11	16	ns
PWD	Pulse width distortion ⁽¹⁾ $ t_{PHL} - t_{PLH} $			0.6	4.9	ns
t _{sk(pp)}	Part-to-part skew time ⁽²⁾				4.5	ns
t _r	Output signal rise time	See Figure 7.1		1.8	3.9	ns
t _f	Output signal fall time	See Figure 7-1		1.9	3.9	ns
t _{DO}	Default output delay time from input power loss	Measured from the time V_{CC1} goes below 1.7 V. See Figure 7-2		0.1	0.3	μs
t _{ie}	Time interval error	2 ¹⁶ – 1 PRBS data at 100 Mbps		1		ns

(1) Also known as pulse skew.

(2) t_{sk(pp)} is the magnitude of the difference in propagation delay times between terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

6.16 Switching Characteristics—3.3-V Supply

 $V_{CC1} = V_{CC2} = 3.3 \text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay time	See Figure 7-1	6	11	16	ns
PWD	Pulse width distortion ⁽¹⁾ t _{PHL} – t _{PLH}			0.1	5	ns
t _{sk(pp)}	Part-to-part skew time ⁽²⁾				4.5	ns
t _r	Output signal rise time	See Figure 7.1		0.7	3	ns
t _f	Output signal fall time	See Figure 7-1		0.7	3	ns
t _{DO}	Default output delay time from input power loss	Measured from the time V_{CC1} goes below 1.7 V. See Figure 7-2		0.1	0.3	μs
t _{ie}	Time interval error	2 ¹⁶ – 1 PRBS data at 100 Mbps		1		ns

(1) Also known as pulse skew.

(2) t_{sk(pp)} is the magnitude of the difference in propagation delay times between terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

6.17 Switching Characteristics—2.5-V Supply


		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay time		7.5	12	18.5	ns
PWD	Pulse width distortion ⁽¹⁾ t _{PHL} – t _{PLH}	See Figure 7-1		0.2	5.1	ns
t _{sk(pp)}	Part-to-part skew time ⁽²⁾				4.6	ns
t _r	Output signal rise time	One Firmer 7.4		1	3.5	ns
t _f	Output signal fall time	See Figure 7-1		1	3.5	ns
t _{DO}	Default output delay time from input power loss	Measured from the time V_{CC1} goes below 1.7 V. See Figure 7-2		0.1	0.3	μs
t _{ie}	Time interval error	2 ¹⁶ – 1 PRBS data at 100 Mbps		1		ns

(1) Also known as pulse skew.

(2) t_{sk(pp)} is the magnitude of the difference in propagation delay times between terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.




6.18 Insulation Characteristics Curves






6.19 Typical Characteristics











7 Parameter Measurement Information




- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 50 kHz, 50% duty cycle, t_r \leq 3 ns, t_f \leq 3ns, Z_O = 50 Ω . At the input, 50 Ω resistor is required to terminate Input Generator signal. It is not needed in actual application.
- B. C_L = 15 pF and includes instrumentation and fixture capacitance within ±20%.





- A. $C_L = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within ±20%.
- B. Power Supply Ramp Rate = 10 mV/ns

Figure 7-2. Default Output Delay Time Test Circuit and Voltage Waveforms



A. C_L = 15 pF and includes instrumentation and fixture capacitance within ±20%.

Figure 7-3. Common-Mode Transient Immunity Test Circuit



8 Detailed Description

8.1 Overview

The ISO7710-Q1 device has an ON-OFF keying (OOK) modulation scheme to transmit the digital data across a silicon dioxide based isolation barrier. The transmitter sends a high frequency carrier across the barrier to represent one digital state and sends no signal to represent the other digital state. The receiver demodulates the signal after advanced signal conditioning and produces the output through a buffer stage. The device also incorporates advanced circuit techniques to maximize the CMTI performance and minimize the radiated emissions due the high frequency carrier and IO buffer switching. The conceptual block diagram of a digital capacitive isolator, Figure 8-1, shows a functional block diagram of a typical channel.

8.2 Functional Block Diagram




Figure 8-1. Conceptual Block Diagram of a Digital Capacitive Isolator

Figure 8-2 shows a conceptual detail of how the OOK scheme works.




Figure 8-2. On-Off Keying (OOK) Based Modulation Scheme



8.3 Feature Description

The ISO7710-Q1 device is available in two default output state options to enable a variety of application uses. Table 8-1 lists the device features.

PART NUMBER	PART NUMBER MAXIMUM DATA RATE		DEFAULT OUTPUT STATE	PACKAGE	RATED ISOLATION ⁽¹⁾						
ISO7710-Q1	100 Mbps	1 Forward, 0 Reverse	High	DW-16	5000 V _{RMS} / 8000 V _{PK}						
		Troiwaid, o Reveise	riigii	D-8	3000 V _{RMS} / 4242 V _{PK}						
ISO7710-Q1 with	100 Mbps	1 Forward, 0 Reverse	Low	DW-16	5000 V _{RMS} / 8000 V _{PK}						
F suffix	addin 001	T FOIWald, O Reveise	LOw	D-8	3000 V _{RMS} / 4242 V _{PK}						

Table 8-1. Device Features

(1) See the Section 6.7 section for detailed isolation ratings.

8.3.1 Electromagnetic Compatibility (EMC) Considerations

Many applications in harsh industrial environment are sensitive to disturbances such as electrostatic discharge (ESD), electrical fast transient (EFT), surge and electromagnetic emissions. These electromagnetic disturbances are regulated by international standards such as IEC 61000-4-x and CISPR 22. Although system-level performance and reliability depends, to a large extent, on the application board design and layout, the ISO7710-Q1 device incorporates many chip-level design improvements for overall system robustness. Some of these improvements include:

- Robust ESD protection cells for input and output signal pins and inter-chip bond pads.
- · Low-resistance connectivity of ESD cells to supply and ground pins.
- Enhanced performance of high voltage isolation capacitor for better tolerance of ESD, EFT and surge events.
- Bigger on-chip decoupling capacitors to bypass undesirable high energy signals through a low impedance path.
- PMOS and NMOS devices isolated from each other by using guard rings to avoid triggering of parasitic SCRs.
- Reduced common mode currents across the isolation barrier by ensuring purely differential internal operation.



8.4 Device Functional Modes

Table 8-2 lists the functional modes of ISO7710-Q1 device.

V _{CC1} ⁽¹⁾	V _{CC2}	INPUT (IN) ⁽³⁾	OUTPUT (OUT)	COMMENTS					
		Н	н	Normal Operation:					
		L	L	A channel output assumes the logic state of its input.					
PU	PU	Open	Default	Default mode: When IN is open, the corresponding channel output goes to default logic state. Default is <i>High</i> for ISO7710-Q1 and <i>Low</i> for ISO7710-Q with F suffix.					
PD	PU	x	Default	Default mode: When V_{CC1} is unpowered, a channel output assumes the logic state based on the selected default option. Default is <i>High</i> for ISO7710-Q1 and <i>Low</i> for ISO7710-Q1 with F suffix. When V_{CC1} transitions from unpowered to powered-up, a channel output assumes the logic state of its input. When V_{CC1} transitions from powered-up to unpowered, channel output assumes the selected default state.					
x	PD	х	Undetermined	When V_{CC2} is unpowered, a channel output is undetermined ⁽²⁾ . When V_{CC2} transitions from unpowered to powered-up, a channel output assumes the logic state of its input					


Table 8-2. Function Table

(1) PU = Powered up ($V_{CC} \ge 2.25 \text{ V}$); PD = Powered down ($V_{CC} \le 1.7 \text{ V}$); X = Irrelevant; H = High level; L = Low level

(2) The outputs are in undetermined state when 1.7 V < V_{CC1}, V_{CC2} < 2.25 V.

(3) A strongly driven input signal can weakly power the floating V_{CC} via an internal protection diode and cause undetermined output.

8.4.1 Device I/O Schematics



Copyright © 2016, Texas Instruments Incorporated

Figure 8-3. Device I/O Schematics



9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The ISO7710-Q1 device is a high-performance, single-channel digital isolator. The device uses single-ended CMOS-logic switching technology. The supply voltage range is from 2.25 V to 5.5 V for both supplies, V_{CC1} and V_{CC2} . When designing with digital isolators, keep in mind that because of the single-ended design structure, digital isolators do not conform to any specific interface standard and are only intended for isolating single-ended CMOS or TTL digital signal lines. The isolator is typically placed between the data controller (that is, μ C or UART), and a data converter or a line transceiver, regardless of the interface type or standard.

9.2 Typical Application

The ISO7710-Q1 device can be used with Texas Instruments' mixed signal microcontroller, CAN transceiver, transformer driver, and low-dropout voltage regulator to create an Isolated CAN Interface as shown below.




Figure 9-1. Isolated CAN Interface



9.2.1 Design Requirements

To design with this device, use the parameters listed in Table 9-1.

Table 9-1. Design Parameters

PARAMETER	VALUE
Supply voltage, V_{CC1} and V_{CC2}	2.25 V to 5.5 V
Decoupling capacitor between V_{CC1} and GND1	0.1 µF
Decoupling capacitor from V_{CC2} and GND2	0.1 µF

9.2.2 Detailed Design Procedure

Unlike optocouplers, which require components to improve performance, provide bias, or limit current, the ISO7710-Q1 device only requires two external bypass capacitors to operate.




Figure 9-2. Typical ISO7710-Q1 Circuit Hook-up

9.2.3 Application Curve

The following typical eye diagram of the ISO7710-Q1 device indicates low jitter and wide open eye at the maximum data rate of 100 Mbps.




Figure 9-3. ISO7710-Q1 Eye Diagram at 100 Mbps PRBS, 5-V Supplies and 25°C


9.2.3.1 Insulation Lifetime

Insulation lifetime projection data is collected by using industry-standard Time Dependent Dielectric Breakdown (TDDB) test method. In this test, all pins on each side of the barrier are tied together creating a two-terminal device and high voltage applied between the two sides; See Figure 9-4 for TDDB test setup. The insulation breakdown data is collected at various high voltages switching at 60 Hz over temperature. For reinforced insulation, VDE standard requires the use of TDDB projection line with failure rate of less than 1 part per million (ppm). Even though the expected minimum insulation lifetime is 20 years at the specified working isolation voltage, VDE reinforced certification requires additional safety margin of 20% for working voltage and 87.5% for





lifetime which translates into minimum required insulation lifetime of 37.5 years at a working voltage that's 20% higher than the specified value.

Figure 9-5 shows the intrinsic capability of the isolation barrier to withstand high voltage stress over its lifetime. Based on the TDDB data, the intrinsic capability of the insulation is 1500 V_{RMS} with a lifetime of 135 years. Other factors, such as package size, pollution degree, material group, etc. can further limit the working voltage of the component. The working voltage of DW-16 package is specified up to 1500 V_{RMS} and D-8 package up to 450 V_{RMS} . At the lower working voltages, the corresponding insulation lifetime is much longer than 135 years.



Oven at 150 °C









10 Power Supply Recommendations

To help ensure reliable operation at data rates and supply voltages, a $0.1-\mu$ F bypass capacitor is recommended at the input and output supply pins (V_{CC1} and V_{CC2}). The capacitors should be placed as close to the supply pins as possible. If only a single primary-side power supply is available in an application, isolated power can be generated for the secondary-side with the help of a transformer driver such as Texas Instruments' SN6501-Q1. For such applications, detailed power supply design and transformer selection recommendations are available in SN6501-Q1 Transformer Driver for Isolated Power Supplies.



11 Layout

11.1 Layout Guidelines

A minimum of four layers is required to accomplish a low EMI PCB design (see Figure 11-1). Layer stacking should be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency signal layer.

- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of their inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100 pF/in².
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links usually have margin to tolerate discontinuities such as vias.

If an additional supply voltage plane or signal layer is needed, add a second power or ground plane system to the stack to keep it symmetrical. This makes the stack mechanically stable and prevents it from warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.

For detailed layout recommendations, refer to the Digital Isolator Design Guide.

11.1.1 PCB Material

For digital circuit boards operating at less than 150 Mbps, (or rise and fall times greater than 1 ns), and trace lengths of up to 10 inches, use standard FR-4 UL94V-0 printed circuit board. This PCB is preferred over cheaper alternatives because of lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and the self-extinguishing flammability-characteristics.

11.2 Layout Example




Figure 11-1. Layout Example



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation, see the following:

- Digital Isolator Design Guide
- Isolation Glossary
- How to use isolation to improve ESD, EFT, and Surge immunity in industrial systems
- SN6501-Q1 Transformer Driver for Isolated Power Supplies
- SN65HVD231Q Automotive 3.3-V CAN Transceiver
- TPS76333-Q1Low-Power 150-mA Low-Dropout Linear Regulators
- TMS320F28035PAGQ Piccolo[™] Microcontrollers

12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.4 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.5 Trademarks

Piccolo[™] is a trademark of Texas Instruments.

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

12.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.7 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	(1)		Drainig		۹.,	(2)	(6)	(3)		(4/5)	
ISO7710FQDQ1	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7710FQ	Samples
ISO7710FQDRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7710FQ	Samples
ISO7710FQDWQ1	ACTIVE	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7710FQ	Samples
ISO7710FQDWRQ1	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7710FQ	Samples
ISO7710QDQ1	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7710Q	Samples
ISO7710QDRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7710Q	Samples
ISO7710QDWQ1	ACTIVE	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7710Q	Samples
ISO7710QDWRQ1	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7710Q	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



www.ti.com

10-Dec-2020

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF ISO7710-Q1 :

Catalog: ISO7710

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product



Texas

*All dimensions are nominal

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO7710FQDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7710FQDWRQ1	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7710QDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7710QDWRQ1	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

5-Dec-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO7710FQDRQ1	SOIC	D	8	2500	350.0	350.0	43.0
ISO7710FQDWRQ1	SOIC	DW	16	2000	350.0	350.0	43.0
ISO7710QDRQ1	SOIC	D	8	2500	350.0	350.0	43.0
ISO7710QDWRQ1	SOIC	DW	16	2000	350.0	350.0	43.0

TEXAS INSTRUMENTS

www.ti.com

5-Dec-2023

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
ISO7710FQDQ1	D	SOIC	8	75	505.46	6.76	3810	4
ISO7710FQDWQ1	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO7710QDQ1	D	SOIC	8	75	505.46	6.76	3810	4
ISO7710QDWQ1	DW	SOIC	16	40	506.98	12.7	4826	6.6

DW 16

GENERIC PACKAGE VIEW

SOIC - 2.65 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT

7.5 x 10.3, 1.27 mm pitch

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






DW0016B



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- Per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



DW0016B

EXAMPLE BOARD LAYOUT

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DW0016B

EXAMPLE STENCIL DESIGN

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated