







**TPD2E2U06-Q1** SLLSEJ9E - DECEMBER 2014 - REVISED OCTOBER 2022

# TPD2E2U06-Q1 Automotive Dual-Channel High-Speed ESD Protection Device

#### 1 Features

- AEC-Q101 qualified
- IEC 61000-4-2 Level 4 ESD protection
  - ±25-kV (contact discharge)
  - ±30-kV (air-gap discharge)
- ISO 10605 (330 pF, 330 Ω) ESD protection
  - ±20-kV (contact discharge)
- ±25-kV (air-gap discharge)
- IO capacitance 1.5-pF (typical)
- DC breakdown voltage 6.5 V (minimum)
- Ultra-low leakage current 10-nA (maximum)
- Low ESD clamping voltage
- Industrial temperature range: -40°C to +125°C
- Small easy-to-route DBZ and DCK packages

# 2 Applications

- End equipment:
  - Head units
  - Rear seat entertainment
  - **Telematics**
  - Navigation modules
  - Media interfaces
- Interfaces:
  - USB 2.0
  - Ethernet<sup>™</sup>
  - Antenna
  - **LVDS**
  - I<sup>2</sup>C


# 3 Description

The TPD2E2U06-Q1 is Transient а Suppressor (TVS) Electrostatic Discharge (ESD) protection diode array with low capacitance. This dual-channel ESD protection diode is rated to dissipate ESD strikes above the maximum level specified in the IEC 61000-4-2 international standard. The 1.5-pF line capacitance of the TPD2E2U06-Q1 makes it ideal for protecting interfaces such as USB 2.0, Ethernet, LVDS, antenna, and I<sup>2</sup>C.

### Package Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPD2E2U06-Q1	DBZ (SOT23, 3)	2.92 mm × 1.30 mm
	DCK (SC70, 3)	2.00 mm × 1.25 mm

For all available packages, see the orderable addendum at the end of the data sheet.



Copyright © 2016, Texas Instruments Incorporated

**Simplified Schematic** 



# **Table of Contents**

1 Features	1	7.4 Device Functional Modes	9
2 Applications	1	8 Application and Implementation	10
3 Description	1	8.1 Application Information	10
4 Revision History		8.2 Typical Application	10
5 Pin Configuration and Functions	3	9 Power Supply Recommendations	
6 Specifications		10 Layout	
6.1 Absolute Maximum Ratings		10.1 Layout Guidelines	12
6.2 ESD Ratings—AEC Specification	4	10.2 Layout Example	12
6.3 ESD Ratings—IEC Specification		11 Device and Documentation Support	13
6.4 ESD Ratings—ISO Specification	4	11.1 Documentation Support	
6.5 Recommended Operating Conditions	4	11.2 Receiving Notification of Documentation Updates	
6.6 Thermal Information		11.3 Support Resources	13
6.7 Electrical Characteristics	<mark>5</mark>	11.4 Trademarks	13
6.8 Typical Characteristics	6	11.5 Electrostatic Discharge Caution	13
7 Detailed Description		11.6 Glossary	13
7.1 Overview			
7.2 Functional Block Diagram	8	Information	13
7.3 Feature Description	8		
7.1 Overview7.2 Functional Block Diagram	8 8	12 Mechanical, Packaging, and Orderable	

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision D (May 2016) to	Changes from Revision D (May 2016) to Revision E (October 2022)	
<ul> <li>Updated the numbering format for table</li> </ul>	s, figures, and cross-references throughout the docume	nt1
• Updated the Surge Curve ( $t_p$ = 8/20 $\mu$ s)	IO to GND figure	6
Changes from Revision C (March 2016)	to Revision D (May 2016)	Page
• Updated Features, Applications, and De	escription	1
	fication table	
Changes from Revision B (December 20	014) to Revision C (March 2016)	Page
Added DCK package		1
Added DCK thermal data in the Therma	al Information table	1
Changes from Revision A (December 20	014) to Revision B (December 2014)	Page
Added temperature specification to V <sub>BR</sub>	TEST CONDITIONS.	5
Changes from Revision * (December 20	14) to Revision A (December 2014)	Page
Initial release of full document		1

Submit Document Feedback

# **5 Pin Configuration and Functions**




Figure 5-1. DBZ Package, 3-Pin SOT23 (Top View)




Figure 5-2. DCK Package, 3-Pin SC70 (Top View)

**Table 5-1. Pin Functions** 

	PIN	TYPE(1)	DESCRIPTION	
NAME	NO.	IIFE(/	DESCRIPTION	
IO1	1	I/O	The IO1 and IO2 pins are an ESD protected channel. Connect these pins to the data	
IO2	2	I/O	line as close to the connector as possible.	
GND	3	G	The GND (ground) pin is connected to ground.	

(1) I = input, O = output, G = ground



# **6 Specifications**

# **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
I <sub>PP</sub>	Peak pulse current ( $t_p = 8/20 \mu s$ )		5.5 <sup>(2)</sup>	А
P <sub>PP</sub>	Peak pulse power ( $t_p$ = 8/20 $\mu$ s)		75 <sup>(2)</sup>	W
TJ	Junction temperature	-40	125	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 6.2 ESD Ratings—AEC Specification

			VALUE	UNIT
V	V <sub>(ESD)</sub> Electrostatic discharge	Human body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±10000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per AEC Q100-011	±1000	V

<sup>(1)</sup> AAEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

# 6.3 ESD Ratings—IEC Specification

					VALUE	UNIT
	V Floatrostatio discharge	IEC 61000-4-2	Contact discharge	±25000	.,	
v	(ESD)	Electrostatic discharge		Air-gap discharge	±30000	V

# 6.4 ESD Ratings—ISO Specification

				VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharge	ISO 10605 (330 pF, 330 Ω)	Contact discharge	±20000	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
V(ESD)	Electrostatic discharge	130 10003 (330 pr, 330 12)	Air-gap discharge	±25000	V

# 6.5 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V <sub>IO</sub> Inp	out pin voltage	0	5.5	V
T <sub>A</sub> Op	perating free air temperature	-40	125	°C

Product Folder Links: TPD2E2U06-Q1

<sup>(2)</sup> Measured at 25°C.



# **6.6 Thermal Information**

	THERMAL METRIC <sup>(1)</sup>		TPD2E2U06-Q1			
			DCK (SC70)	UNIT		
		3 PINS	3 PINS			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	439.5	308.3	°C/W		
R <sub>0</sub> JC(top)	Junction-to-case (top) thermal resistance	194.9	170.7	°C/W		
$R_{\theta JB}$	Junction-to-board thermal resistance	173.9	89.2	°C/W		
ΨЈТ	Junction-to-top characterization parameter	53.7	34.2	°C/W		
$\Psi_{JB}$	Junction-to-board characterization parameter	172	88.6	°C/W		
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W		

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

# 6.7 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>RWM</sub>	Reverse stand-off voltage	I <sub>IO</sub> < 10 μA			5.5	V
V	IO to GND	I <sub>PP</sub> = 1 A, TLP <sup>(1)</sup> (3)		9.7		V
$V_{CLAMP}$	IO to GIND	$I_{PP} = 5 \text{ A}, \text{ TLP}^{(1)} (3)$		12.4		V
V	CND to IO	I <sub>PP</sub> = 1 A, TLP <sup>(1)</sup> (3)		1.9		V
$V_{CLAMP}$	GND to IO	$I_{PP} = 5 \text{ A}, \text{ TLP}^{(1)} (3)$		4		
В	Dynamia rasiatanas	IO to GND <sup>(2) (3)</sup>		0.6		Ω
R <sub>DYN</sub> Dyna	Dynamic resistance	GND to IO <sup>(2) (3)</sup>		0.4		
C <sub>L</sub>	Line capacitance	f = 1 MHz, V <sub>BIAS</sub> = 2.5 V <sup>(3)</sup>		1.5	1.9	pF
C <sub>CROSS</sub>	Channel-to-channel input capacitance	Pin 3 = 0 V, f = 1 MHz, V <sub>BIAS</sub> = 2.5 V, between channel pins <sup>(3)</sup>		0.02	0.03	pF
$\Delta_{CL}$	Variation of channel input capacitance	Pin 3 = 0 V, f = 1 MHz, V <sub>BIAS</sub> = 2.5 V, Pin 1 to GND – Pin 2 to GND <sup>(3)</sup>		0.03	0.1	pF
V <sub>BR</sub>	Break-down voltage	I <sub>IO</sub> = 1 mA <sup>(3)</sup>	6.5		8.5	V
I <sub>LEAK</sub>	Leakage current	V <sub>IO</sub> = 2.5 V		1	10	nA

<sup>(1)</sup> Transmission Line Pulse with 10-ns rise time, 100-ns width.


<sup>(2)</sup> Extraction of R<sub>DYN</sub> Using least squares fit of TLP characteristics between I = 20 A and I = 30 A.

<sup>(3)</sup> Measured at 25°C.



# **6.8 Typical Characteristics**

Measured at T<sub>A</sub> = 25°C unless otherwise specified




Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

# **6.8 Typical Characteristics (continued)**

Measured at T<sub>A</sub> = 25°C unless otherwise specified




# 7 Detailed Description

### 7.1 Overview

The TPD2E2U06-Q1 device is a TVS ESD protection diode array with low capacitance. It is rated to dissipate ESD strikes above the maximum level specified in the IEC 61000-4-2 international standard. The 1.5-pF line capacitance makes it ideal for protecting interfaces such as USB 2.0, LVDS, antenna, and I<sup>2</sup>C.

# 7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

### 7.3 Feature Description

The TPD2E2U06-Q1 device is a TVS ESD protection diode array with low capacitance. It is rated to dissipate ESD strikes above the maximum level specified in the IEC 61000-4-2 international standard. The 1.5-pF line capacitance makes it ideal for protecting interfaces such as USB 2.0, LVDS, antenna, and I<sup>2</sup>C.

#### 7.3.1 AEC-Q101 Qualified

This device is qualified to AEC-Q101 standards. It passes HBM H3B (±8 kV) and CDM C5 (±1 kV) ESD ratings and is qualified to operate from –40°C to +125°C.

#### 7.3.2 IEC 61000-4-2 Level 4

The I/O pins can withstand ESD events up to ±25-kV contact and ±30-kV air. An ESD-surge clamp diverts the current to ground.

#### 7.3.3 IO Capacitance

The capacitance between each I/O pin to ground is 1.5 pF. These capacitances support data rates in excess of 1.5 Gbps.

#### 7.3.4 DC Breakdown Voltage

The DC breakdown voltage of each I/O pin is a minimum of 6.5 V. This ensures that sensitive equipment is protected from surges above the reverse standoff voltage of 5.5 V.

#### 7.3.5 Ultra-Low Leakage Current

The I/O pins feature an ultra-low leakage current of 10 nA (Maximum) with a bias of 2.5 V.

# 7.3.6 Low ESD Clamping Voltage

The I/O pins feature an ESD clamp that is capable of clamping the voltage to 9.7 V (IPP = 1 A).

#### 7.3.7 Industrial Temperature Range

This device is designed to operate from -40°C to +125°C.

### 7.3.8 Small Easy-to-Route Packages

The layout of this device makes it simple and easy to add protection to an existing layout. The packages offer flow-through routing, requiring minimal modification to an existing layout.



### 7.4 Device Functional Modes

The TPD2E2U06-Q1 device is a passive integrated circuit that triggers when voltages are above  $V_{BR}$  or below the lower diodes  $V_f$  (–0.6 V). During ESD events, voltages as high as  $\pm 30$  kV (air) can be directed to ground through the internal diode network. When the voltages on the protected line fall below the trigger levels of the TPD2E2U06-Q1 (usually within 10s of nano-seconds) the device reverts to passive.

# 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 8.1 Application Information

The TPD2E2U06-Q1 device is a diode type TVS which is typically used to provide a path to ground for dissipating ESD events on hi-speed signal lines between a human interface connector and a system. As the current from ESD passes through the TVS, only a small voltage drop is present across the diode. This is the voltage presented to the protected IC. The low  $R_{\rm DYN}$  of the triggered TVS holds this voltage,  $V_{\rm CLAMP}$ , to a safe level for the protected IC.

### 8.2 Typical Application




Figure 8-1. Typical USB Application Diagram

#### 8.2.1 Design Requirements

For this design example, one TPD2E2U06-Q1 device will be used in a USB 2.0 application. This will provide complete port protection.

Given the USB 2.0 application, the parameters listed in Table 8-1 are known.

Table 8-1. Design Parameters

DESIGN PARAMETER	VALUE
Signal range on pins 1 or 2	0 V to 3.3 V
Operating frequency	240 MHz

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

### 8.2.2 Detailed Design Procedure

### 8.2.2.1 Signal Range

The TPD2E2U06-Q1 device has 2 identical protection channels for signal lines. The symmetry of the device provides flexibility when selecting which of the 2 I/O channels will protect which signal lines. Any I/O will support a signal range of 0 to 5.5 V.

### 8.2.2.2 Operating Frequency

The TPD2E2U06-Q1 device has a capacitance of 1.5 pF (typical), supporting USB 2.0 data rates.

### 8.2.3 Application Curve




Figure 8-2. Insertion Loss Graph

# 9 Power Supply Recommendations

This device is a passive ESD protection device and there is no need to power it. Make sure that the maximum voltage specifications for each line are not violated.



# 10 Layout

# 10.1 Layout Guidelines

- The optimum placement is as close to the connector as possible.
  - EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures.
  - The PCB designer needs to minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces which are between the TVS and the connector.
- Route the protected traces as straight as possible.
- Eliminate any sharp corners on the protected traces between the TVS and the connector by using rounded corners with the largest radii possible.
  - Electric fields tend to build up on corners, increasing EMI coupling.

# 10.2 Layout Example

This application is typical of a differential data pair application, such as USB 2.0.




Figure 10-1. Routing with DBZ Package

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated



# 11 Device and Documentation Support

# 11.1 Documentation Support

### 11.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Reading and Understanding an ESD Protection Data Sheet application report
- Texas Instruments, ESD Protection Layout Guide application report
- Texas Instruments, TPD4E02B04EVM user's guide

### 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 11.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 11.4 Trademarks

Ethernet<sup>™</sup> is a trademark of Fuji Xerox Co., Ltd.

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

# 11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

# 11.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2022 Texas Instruments Incorporated

www.ti.com 17-Dec-2021

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPD2E2U06QDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	22U6Q	Samples
TPD2E2U06QDCKRQ1	ACTIVE	SC70	DCK	3	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	11X	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE OPTION ADDENDUM**

www.ti.com 17-Dec-2021

#### OTHER QUALIFIED VERSIONS OF TPD2E2U06-Q1:

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

# PACKAGE MATERIALS INFORMATION

www.ti.com 17-Dec-2021

# TAPE AND REEL INFORMATION





		Dimension designed to accommodate the component width
E	30	Dimension designed to accommodate the component length
K	(0	Dimension designed to accommodate the component thickness
	N	Overall width of the carrier tape
F	21	Pitch between successive cavity centers

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPD2E2U06QDBZRQ1	SOT-23	DBZ	3	3000	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
TPD2E2U06QDCKRQ1	SC70	DCK	3	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3

www.ti.com 17-Dec-2021




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
TPD2E2U06QDBZRQ1	SOT-23	DBZ	3	3000	213.0	191.0	35.0	
TPD2E2U06QDCKRQ1	SC70	DCK	3	3000	180.0	180.0	18.0	



SMALL OUTLINE TRANSISTOR SC70




# NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.



SMALL OUTLINE TRANSISTOR SC70




NOTES: (continued)

3. Publication IPC-7351 may have alternate designs.

4. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR SC70




NOTES: (continued)

- 5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 6. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE TRANSISTOR




# NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   Reference JEDEC registration TO-236, except minimum foot length.

- 4. Support pin may differ or may not be present.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 7. Board assembly site may have different recommendations for stencil design.



# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated