





TRSF3243 SLLS862B - AUGUST 2007 - REVISED OCTOBER 2022

3-V to 5.5-V Multichannel RS-232 Compatible Line Driver and Receiver

1 Features

- Operates with 3-V to 5.5-V V_{CC} supply
- Always-active noninverting receiver output (ROUT2B)
- Low standby current: 1 µA typical
- External capacitors: 4 × 0.1 µF
- Accepts 5-V logic input with 3.3-V supply
- Inter-operable with SN65C3238, SN75C3238
- Supports operation from 250 kbit/s to 1 Mbit/s
- RS-232 Bus-pin esd protection exceeds ±15 kV using human-body model (HBM)

2 Applications

- Battery-powered systems
- **PDAs**
- **Notebooks**
- Laptops
- Palmtop PCs
- Hand-held equipment

3 Description

The TRSF3243 consists of three line drivers. line receivers, and a dual charge-pump circuit with ±15-kV ESD protection pin to pin (serial-port connection pins, including GND). This device provides the electrical interface between an asynchronous communication controller and the serial-port connector. The charge pump and four small external capacitors allow operation from a single 3-V to 5.5-V supply. In addition, this device includes an always-active noninverting output (ROUT2B), which allows applications using the ring indicator to transmit data while the device is powered down. The device operates at data signaling rates up to 1 Mbit/s and an increased slew-rate range of 24 V/µs to 150 V/µs.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)
	SSOP (DB)	10.20 mm × 5.30 mm
TRS3243	SOIC (DW)	17.90 mm x 7.50mm
	TSSOP (PW)	9.70 mm × 4.40 mm

For all available packages, see the orderable addendum at the end of the data sheet.






Table of Contents

1 Features1	6.9 Electrical Characteristics: Auto-Powerdown
2 Applications1	6.10 Switching Characteristics: Auto-Powerdown 7
3 Description1	Parameter Measurement Information8
4 Revision History2	7 Detailed Description12
5 Pin Configuration and Functions3	7.1 Overview12
6 Specifications4	7.2 Device Functional Modes12
6.1 Absolute Maximum Ratings4	8 Device and Documentation Support14
6.2 Recommended Operating Conditions4	8.1 Receiving Notification of Documentation Updates14
6.3 Thermal Information4	8.2 Support Resources14
6.4 Electrical Characteristics5	8.3 Trademarks14
6.5 Electrical Characteristics: Driver5	8.4 Electrostatic Discharge Caution14
6.6 Switching Characteristics: Driver6	8.5 Glossary14
6.7 Electrical Characteristics: Receiver	9 Mechanical, Packaging, and Orderable Information 14

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision A (September 2008) to Revision B (October 2022)	Page
•	Deleted the Ordering Information table	1
•	Changed the Package Information table	1
•	Added the Simplified Schematic	1
•	Added the Pin Configuration and Functions	3
•	Added the Thermal Information table	4
•	Changed the I _{CC} Supply current auto-powerdown disabled MAX value from 1 mA to 1.2 mA in the Electric	ical
	Characteristics	5
•	Added the Detailed Description section	12



5 Pin Configuration and Functions




Figure 5-1. DB, DW, or PW Package, 28 Pin (SSOP, SOIC, TSSOP) (Top View)

Table 5-1. Pin Functions

NO. NAME		TVDE	DECODINATION
		TYPE	DESCRIPTION
1	C2+	_	Positive terminal of the voltage-doubler charge-pump capacitor
2	C2-	_	Negative terminal of the voltage-doubler charge-pump capacitor
3	V-		Negative charge pump output voltage
4	RIN1		
5	RIN2		
6	RIN3	ı	RS-232 receiver inputs
7	RIN4		
8	RIN5		
9	DOUT1		
10	DOUT2	0	RS-232 driver outputs
11	DOUT3		
12	DIN3		
13	DIN2	ı	Driver inputs
14	DIN1		
15	ROUT5		
16	ROUT4		
17	ROUT3	0	Receiver outputs
18	ROUT2		
19	ROUT1		
20	ROUT2B	_	Always-active noninverting receiver output;
21	INVALID	0	Invalid Output Pin
22	FORCEOFF	I	Auto Powerdown Control input (Refer to Truth Table)
23	FORCEON	I	Auto Powerdown Control input (Refer to Truth Table)
24	C1-	_	Negative terminal of the voltage-doubler charge-pump capacitor
25	GND	_	Ground
26	V _{CC}	_	3-V to 5.5-V supply voltage
27	V+	_	Positive charge pump output voltage
28	C1+	_	Positive terminal of the voltage-doubler charge-pump capacitor



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range ⁽²⁾		-0.3	6	V
V+	Positive-output supply voltage range ⁽²⁾	Positive-output supply voltage range ⁽²⁾		7	V
V-	Negative-output supply voltage range ⁽²⁾		0.3	-7	V
V+ – V–	Supply voltage difference ⁽²⁾			13	V
V	Input voltage range	Driver (FORCEOFF, FORCEON)	-0.3	6	V
V _I		Receiver	-25	25	V
Vo	Output voltage range	Driver	-13.2	13.2	V
TJ	Operating virtual junction temperature			150	°C
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 Recommended Operating Conditions

see Figure 7-6 (1)

				MIN	NOM	MAX	UNIT
	Supply voltage	V _{CC} = 3.3 V	3	3.3	3.6	V	
	Supply voltage			4.5	5	5.5	v
V _{IH}	Driver and control high-level input voltage	DIN, FORCEOFF, FORCEON	V _{CC} = 3.3 V	2			V
		DIN, PORCEOFF, FORCEON	V _{CC} = 5 V	2.4			, v
V _{IL}	Driver and control low-level input voltage	DIN, FORCEOFF, FORCEON				0.8	V
VI	Driver and control input voltage	DIN, FORCEOFF, FORCEON		0		5.5	V
VI	V _I Receiver input voltage			-25		25	V
т	O constitution for a single constant		TRSF3243I	-40		85	°C
T _A	Operating free-air temperature	TRSF3243C	0		70		

⁽¹⁾ Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V \pm 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V \pm 0.5 V.

6.3 Thermal Information

	THERMAL METRIC(1)	TSSOP (PW)	SOIC (DW)	DB (SSOP)	UNIT
	THERMAL METRIC	28 PINS	28 PINS	28 PINS	ONII
$R_{\theta JA}$	Junction-to-ambient thermal resistance	70.3	59.0	76.1	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	21.0	28.8	35.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	29.2	30.3	37.4	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	1.3	7.8	7.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	28.8	30.0	37.0	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	°C/W

For more information about traditional and new thermal metrics, see the <u>Semiconductor and IC package thermal metrics</u> application report.

Product Folder Links: TRSF3243

⁽²⁾ All voltages are with respect to network GND.



6.4 Electrical Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 7-6) (2)

	PARAME	TER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
I _I	Input leakage current	FORCEOFF, FORCEON			±0.01	±1	μΑ
Icc	Supply current	Auto-powerdown disabled	No load, FORCEOFF and FORCEON = V _{CC} For DB and PW package		0.3	1.2	mA
		Auto-powerdown disabled	No load, FORCEOFF and FORCEON = V _{CC} For DW package		0.3	1	mA
		Powered off	No load, FORCEOFF = GND		1	10	
		Auto-powerdown enabled	No load, FORCEOFF = V _{CC} , FORCEON = GND, All RIN are open or grounded, All DIN are grounded		1	10	μА

- All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C. Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V \pm 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V \pm 0.5 V.

6.5 Electrical Characteristics: Driver

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 7-6)

	PARAMETER	TI	EST CONDITIO	NS ⁽³⁾	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{OH}	High-level output voltage	All DOUT at $R_L = 3 \text{ k}\Omega$ to	GND		5	5.4		V
V _{OL}	Low-level output voltage	All DOUT at $R_L = 3 \text{ k}\Omega$ to	DOUT at $R_L = 3 \text{ k}\Omega$ to GND					V
Vo	Output voltage (mouse driveability)	DIN1 = DIN2 = GND, DII DOUT1 = DOUT2 = 2.5	1 = DIN2 = GND, DIN3 = V_{CC} , 3-kΩ to GND at DOUT3, JT1 = DOUT2 = 2.5 mA					V
I _{IH}	High-level input current	V _I = V _{CC}				±0.01	±1	μΑ
I _{IL}	Low-level input current	V _I = GND				±0.01	±1	μΑ
	Short-circuit output	V _{CC} = 3.6 V,	V _O = 0 V			±35	±60	mA
I _{OS}	current ⁽²⁾	V _{CC} = 5.5 V,	V _O = 0 V			±35	±90	ША
r _o	Output resistance	V _{CC} , V+, and V– = 0 V,	V _O = ±2 V		300	10M		Ω
	Output lookage surrent	FORCEOFF = GND	V _O = ±12 V,	V _{CC} = 3 V to 3.6 V			±25	
I _{off}	Output leakage current	FUNCEUFF - GND	V _O = ±10 V,	V _{CC} = 4.5 V to 5.5 V			±25	μA

- All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C. (1)
- Short-circuit durations should be controlled to prevent exceeding the device absolute power dissipation ratings, and not more than one (2) output should be shorted at a time.
- Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V \pm 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V \pm 0.5 V.



6.6 Switching Characteristics: Driver

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 7-6)

	PARAMETER	•	TEST CONDITIONS(3)		MIN	TYP ⁽¹⁾ MA	X UNIT
	Maximum data rate (see Figure 7-1)	D 010	C _L = 1000 pF		250		
		$R_L = 3 k\Omega$, One DOUT switching	C _L = 250 pF,	V_{CC} = 3 V to 4.5 V	1000		kbit/s
		one boot ownerming	C _L = 1000 pF,	V_{CC} = 4.5 V to 5.5 V	1000		
t _{sk(p)}	Pulse skew ⁽²⁾	C _L = 150 pF to 2500 pF,	$R_L = 3 k\Omega \text{ to } 7 k\Omega$	See Figure 7-2		25	ns
SR(tr)	Slew rate, transition region (see Figure 7-1)	C _L = 150 pF to 1000 pF,	$R_L = 3 k\Omega \text{ to } 7 k\Omega$	V _{CC} = 3.3 V	18	1:	0 V/μs

- (1) All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C.
- (2) Pulse skew is defined as |t_{PLH} t_{PHL}| of each channel of the same device.
- (3) Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V \pm 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V \pm 0.5 V.

6.7 Electrical Characteristics: Receiver

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 7-6)

	PARAMETER	TEST CONDITIONS(2)	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{OH}	High-level output voltage	I _{OH} = -1 mA	V _{CC} - 0.6	V _{CC} – 0.1		V
V _{OL}	Low-level output voltage	I _{OL} = 1.6 mA			0.4	V
V _{IT+}	Positive-going input threshold voltage	V _{CC} = 3.3 V		1.6	2.4	V
	Fositive-going input tilleshold voltage	V _{CC} = 5 V		1.9	2.4	V
V _{IT} _	Negative-going input threshold voltage	V _{CC} = 3.3 V	0.6	1.1		V
VIT-	Negative-going input the shou voltage	V _{CC} = 5 V	0.8	1.4		V
V _{hys}	Input hysteresis (V _{IT+} – V _{IT})			0.5		V
I _{off}	Output leakage current (except ROUT2B)	FORCEOFF = 0 V		±0.05	±10	μΑ
r _i	Input resistance	V _I = ±3 V to ±25 V	3	5	7	kΩ

- (1) All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C.
- (2) Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V \pm 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V \pm 0.5 V.

6.8 Switching Characteristics: Receiver

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS ⁽³⁾	TYP ⁽¹⁾	UNIT
t _{PLH}	Propagation delay time, low- to high-level output	C _L = 150 pF, See Figure 7-3	150	ns
t _{PHL}	Propagation delay time, high- to low-level output	C _L = 150 pF, See Figure 7-3	150	ns
t _{en}	Output enable time	C_L = 150 pF, R_L = 3 k Ω , See Figure 7-4	200	ns
t _{dis}	Output disable time	C_L = 150 pF, R_L = 3 k Ω , See Figure 7-4	200	ns
t _{sk(p)}	Pulse skew ⁽²⁾	See Figure 7-3	50	ns

- (1) All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C.
- (2) Pulse skew is defined as |t_{PLH} t_{PHL}| of each channel of the same device.
- (3) Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V \pm 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V \pm 0.5 V.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated



6.9 Electrical Characteristics: Auto-Powerdown

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 7-5)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
V _{T+(valid)}	Receiver input threshold for INVALID high-level output voltage	FORCEON = GND, FORCEOFF = V _{CC}		2.7	V
V _{T-(valid)}	Receiver input threshold for INVALID high-level output voltage	FORCEON = GND, FORCEOFF = V _{CC}	-2.7		V
V _{T(invalid)}	Receiver input threshold for INVALID low-level output voltage	FORCEON = GND, FORCEOFF = V _{CC}	-0.3	0.3	V
V _{OH}	INVALID high-level output voltage	I _{OH} = -1 mA, FORCEON = GND, FORCEOFF = V _{CC}	V _{CC} - 0.6		V
V _{OL}	INVALID low-level output voltage	I _{OL} = 1.6 mA, FORCEON = GND, FORCEOFF = V _{CC}		0.4	V

6.10 Switching Characteristics: Auto-Powerdown


over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 7-5)

	PARAMETER	TYP ⁽¹⁾	UNIT
t _{valid}	Propagation delay time, low- to high-level output	1	μs
t _{invalid}	Propagation delay time, high- to low-level output	30	μs
t _{en}	Supply enable time	100	μs

⁽¹⁾ All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C.




Parameter Measurement Information



NOTES: A. C_L includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR = 1 Mbit/s, $Z_0 = 50 \Omega$, 50% duty cycle, $t_r \le 10$ ns. $t_f \le 10$ ns.


Figure 7-1. Driver Slew Rate



NOTES: A. C₁ includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR = 1 Mbit/s, $Z_0 = 50 \Omega$, 50% duty cycle, $t_r \le 10$ ns. $t_f \le 10$ ns.


Figure 7-2. Driver Pulse Skew



NOTES: A. C₁ includes probe and jig capacitance.

B. The pulse generator has the following characteristics: Z_O = 50 Ω , 50% duty cycle, $t_r \le$ 10 ns, $t_f \le$ 10 ns.

Figure 7-3. Receiver Propagation Delay Times





NOTES: A. C_L includes probe and jig capacitance.

- B. The pulse generator has the following characteristics: $Z_O = 50~\Omega$, 50% duty cycle, $t_r \le 10$ ns. $t_f \le 10$ ns.
- C. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- D. t_{PZL} and t_{PZH} are the same as t_{en} .

Figure 7-4. Receiver Enable and Disable Times








 $^{^{\}dagger}$ Auto-powerdown disables drivers and reduces supply current to 1 $\mu A.$

NOTES: A. C_L includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR = 5 kbit/s, Z_O = 50 Ω , 50% duty cycle, $t_r \le 10$ ns. $t_f \le 10$ ns.

Figure 7-5. INVALID Propagation Delay Times and Supply Enabling Time



[†] C3 can be connected to V_{CC} or GND. NOTE A: Resistor values shown are nominal.

V_{CC} vs CAPACITOR VALUES

V _{CC}	C1	C2, C3, and C4
$\begin{array}{c} 3.3 \text{ V} \pm 0.3 \text{ V} \\ 5 \text{ V} \pm 0.5 \text{ V} \\ 3 \text{ V to 5.5 V} \end{array}$	0.1 μF 0.047 μF 0.1 μF	0.1 μF 0.33 μF 0.47 μF

Figure 7-6. Typical Operating Circuit and Capacitor Values



7 Detailed Description

7.1 Overview

Flexible control options for power management are available when the serial port is inactive. The auto-powerdown feature functions when FORCEON is low and $\overline{FORCEOFF}$ is high. During this mode of operation, if the device does not sense a valid RS-232 signal, the driver outputs are disabled. If $\overline{FORCEOFF}$ is set low, both drivers and receivers (except ROUT2B) are shut off, and the supply current is reduced to 1 μ A. Disconnecting the serial port or turning off the peripheral drivers causes the auto-powerdown condition to occur.

Auto-powerdown can be disabled when FORCEON and $\overline{\text{FORCEOFF}}$ are high and should be done when driving a serial mouse. With auto-powerdown enabled, the device is activated automatically when a valid signal is applied to any receiver input. The $\overline{\text{INVALID}}$ output is used to notify the user if an RS-232 signal is present at any receiver input. $\overline{\text{INVALID}}$ is high (valid data) if any receiver input voltage is greater than 2.7 V or less than -2.7 V or has been between -0.3 V and 0.3 V for less than 30 μ s. $\overline{\text{INVALID}}$ is low (invalid data) if all receiver input voltages are between -0.3 V and 0.3 V for more than 30 μ s. Refer to Figure 7-5 for receiver input levels.

7.2 Device Functional Modes

7.2.1 Function Tables

EACH DRIVER(1)

	IN	PUTS		OUTPUT	
DIN	FORCEON	FORCEOFF	VALID RIN RS-232 LEVEL	DOUT	DRIVER STATUS
Х	X	L	X	Z	Powered off
L	Н	Н	X	Н	Normal aparation with outs newardown disabled
Н	Н	Н	X	L	Normal operation with auto-powerdown disabled
L	L	Н	Yes	Н	Normal operation with auto powerdown enabled
Н	L	Н	Yes	L	Normal operation with auto-powerdown enabled
L	L	Н	No	Z	Dougrad off by guta powerdown feature
н	L	Н	No	Z	Powered off by auto-powerdown feature

⁽¹⁾ H = high level, L = low level, X = irrelevant, Z = high impedance

EACH RECEIVER(1)

INPUTS	NPUTS								
RIN2	RIN1, RIN3–RIN5	FORCEOFF	VALID RIN RS-232 LEVEL	ROUT2B	ROUT2	ROUT1, ROUT3–5	RECEIVER STATUS		
L	Х	L	X	L	Z	Z	Powered off while		
Н	X	L	×	Н	Z	Z	ROUT2B is active		
L	L	Н	YES	L	Н	Н			
L	Н	Н	YES	L	L	L	Normal operation with		
Н	L	Н	YES	Н	Н	Н	auto-powerdown		
Н	Н	Н	YES	Н	L	L	disabled/enabled		
Open	Open	Н	YES	L	Н	Н			

⁽¹⁾ H = high level, L = low level, X = irrelevant, Z = high impedance (off), Open = input disconnected or connected driver off

Product Folder Links: TRSF3243






Figure 7-1. LOGIC DIAGRAM (POSITIVE LOGIC)



8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

8.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated



www.ti.com 4-Nov-2023

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TRSF3243IDB	LIFEBUY	SSOP	DB	28	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		TRSF3243I	
TRSF3243IPWR	ACTIVE	TSSOP	PW	28	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	RT43I	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Nov-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TRSF3243IPWR	TSSOP	PW	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Nov-2023



*All dimensions are nominal

Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TRSF3243IPWR	TSSOP	PW	28	2000	356.0	356.0	35.0	

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Nov-2023

TUBE



*All dimensions are nominal

Device Package Name		Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TRSF3243IDB	DB	SSOP	28	50	530	10.5	4000	4.1



SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



PW (R-PDSO-G28)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G28)

PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated