
- Single 5-V Supply
- **Differential Line Operation**
- **Dual Channels**
- **TTL Compatibility**
- **Short-Circuit Protection of Outputs**
- **Output Clamp Diodes to Terminate Line Transients**
- **High-Current Outputs**
- **Quad Inputs**
- Single-Ended or Differential AND/NAND **Outputs**
- **Designed for Use With Dual Differential Drivers SN55182 and SN75182**
- Designed to Be Interchangeable With National Semiconductor DS7830 and **DS8830**


description

The DS8830, SN55183, and SN75183 dual differential line drivers are designed to provide differential output signals with high current capability for driving balanced lines, such as twisted pair, at normal line impedances without high power dissipation. These devices can be used as TTL expander/phase splitters, because the output stages are similar to TTL totem-pole outputs.



SN55183...FK PACKAGE (TOP VIEW)

GND [7



NC - No internal connection

THE DS8830 AND SN55183 ARE NOT RECOMMENDED FOR NEW DESIGNS

The driver is of monolithic single-chip construction, and both halves of the dual circuits use common power supply and ground terminals.


The SN55183 is characterized for operation over the full military temperature range of -55°C to 125°C. The DS8830 and SN75183 are characterized for operation from 0°C to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




logic symbol†



 $^{^\}dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, N, and W packages.


logic diagram (positive logic)



Pin numbers shown are for the D, J, N, and W packages.



schematic (each driver)



Resistor values shown are nominal.

Pin numbers shown are for the D, J, N, and W packages.

SLLS093D - OCTOBER 1972 - REVISED APRIL 1998

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage, V _{CC} (see Note 1) | |
|--|------------------------------|
| Input voltage, V _I | 5.5 V |
| Duration of output short circuit (see Note 2) | 1 s |
| Continuous total power dissipation | See Dissipation Rating Table |
| Storage temperature range, T _{stq} | –65°C to 150°C |
| Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or N package | ge 260°C |
| Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package | 300°C |
| Case temperature for 60 seconds, T _c : FK package | 260°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to network ground terminal.
 - 2. Not more than one output should be shorted to ground at any one time.

DISSIPATION RATING TABLE

| PACKAGE | $T_A \le 25^{\circ}C$ POWER RATING | DERATING FACTOR ABOVE T _A = 25°C | T _A = 70°C POWER RATING | T _A = 125°C POWER RATING |
|-----------------|------------------------------------|--|---------------------------------------|--|
| D | 950 mW | 7.6 mW/°C | 608 mW | _ |
| FK [‡] | 1375 mW | 11.0 mW/°C | 880 mW | 275 mW |
| J‡ | 1375 mW | 11.0 mW/°C | 880 mW | 275 mW |
| N | 1150 mW | 9.2 mW/°C | 736 mW | - |
| w‡ | 1000 mW | 8.0 mW/°C | 640 mW | 200 mW |

[‡] In the FK, J, and W packages, SN55183 chips are alloy mounted and SN75183 chips are glass mounted.

recommended operating conditions

| | | SN55183 | | DS8830, SN75183 | | | UNIT |
|--|-----|---------|-----|--------------------|-----|------|------|
| | MIN | NOM | MAX | MIN | NOM | MAX | |
| Supply voltage, V _{CC} | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | V |
| High-level input voltage, VIH | 2 | | | 2 | | | V |
| Low-level input voltage, V _{IL} | | | 0.8 | | | 0.8 | V |
| High-level output current, IOH | | | -40 | | | -40 | mA |
| Low-level output current, IOL | | | 40 | | | 40 | mA |
| Operating free-air temperature, TA | -55 | | 125 | 0 | | 70 | °C |



SLLS093D - OCTOBER 1972 - REVISED APRIL 1998

electrical characteristics over recommended ranges of V_{CC} and operating free-air temperature (unless otherwise noted)


| | PARAMETER | | Т | EST CONDITIONS | MIN | TYP [†] | MAX | UNIT | |
|-----------------|--|------------------|-------------------------|----------------------------|-----|------------------|------|------|--|
| Va | High-level output voltage | Y (AND) outputs | V _{IH} = 2 V | $I_{OH} = -0.8 \text{ mA}$ | 2.4 | | | V | |
| VOH | High-level output voltage | Y (AND) outputs | VIH = 2 V | $I_{OH} = -40 \text{ mA}$ | 1.8 | 3.3 | | V | |
| V01 | Low-level output voltage | Y (AND) outputs | V _{IL} = 0.8 V | I _{OL} = 32 mA | | 0.2 | | V | |
| VOL | Low-level output voltage | f (AND) outputs | V L = 0.6 V | $I_{OL} = 40 \text{ mA}$ | | 0.22 | 0.4 | V | |
| Va | High-level output voltage | Z (NAND) outputs | V = 0.8 V | $I_{OH} = -0.8 \text{ mA}$ | 2.4 | | | V | |
| VOH | V _{OH} High-level output voltage 2 | Z (NAND) outputs | V _{IL} = 0.8 V | $I_{OH} = -40 \text{ mA}$ | 1.8 | 3.3 | | V | |
| \/a: | Low lovel output voltage | 7 (NAND) outpute | V 2 V | I _{OL} = 32 mA | | 0.2 | | V | |
| VOL | Low-level output voltage Z (NAND) outputs $V_{IH} = 2 V$ | | VIH = 2 V | $I_{OL} = 40 \text{ mA}$ | | 0.22 | 0.4 | V | |
| lн | High-level input current | | V _{IH} = 2.4 V | | | | 120 | μΑ | |
| II | Input current at maximum | input voltage | V _{IH} = 5.5 V | | | | 2 | mA | |
| I _{IL} | Low-level input current | | V _{IL} = 0.4 V | | | | -4.8 | mA | |
| los | Short-circuit output current | <u></u> | V _{CC} = 5 V, | T _A =125°C§ | -40 | -100 | -120 | mA | |
| Icc | Supply current (average pe | er driver) | V _{CC} = 5 V, | All inputs at 5 V, No loa | nd | 10 | 18 | mA | |


switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

| | PARAMETER | TEST C | CONDITIONS | MIN | TYP | MAX | UNIT |
|------|---|---|--|-----|-----|-----|------|
| tPLH | Propagation delay time, low- to high-level Y output | AND gates | C _L = 15 pF, See Figure 1(a) | | 8 | 12 | ns |
| tPHL | Propagation delay time, high- to low-level Y output | AND gates | C _L = 15 pF, See Figure 1(a) | | 12 | 18 | ns |
| tPLH | Propagation delay time, low- to high-level Z output | NAND gates | C _L = 15 pF, See Figure 1(a) | | 6 | 12 | ns |
| tPHL | Propagation delay time, high- to low-level Z output | NAND gates | C _L = 15 pF, See Figure 1(a) | | 6 | 8 | ns |
| tPLH | Propagation delay time, low- to high-level differential output | Y output with respect to Z output, $R_L = 100 \Omega$ in series with 5000 pF, See Figure 1(b) | | | 9 | 16 | ns |
| tPHL | Propagation delay time, high- to low-level differential output | Y output with respect to Z output, $R_L = 100~\Omega$ in series with 5000 pF, See Figure 1(b) | | | 8 | 16 | ns |

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. ‡ Not more than one output should be shorted to ground at a time, and duration of the short circuit should not exceed one second. § T_A = 125°C is applicable to SN55183 only.

PARAMETER MEASUREMENT INFORMATION






(b) DIFFERENTIAL OUTPUT


NOTES: A. The pulse generators have the following characteristics: $Z_O = 50 \ \Omega$, $t_f \le 10 \ ns$, $t_f \le 10 \ ns$, $t_W = 0.5 \ \mu s$, PRR $\le 1 \ MHz$.


- B. C_L includes probe and jig capacitance.
- C. Waveforms are monitored on an oscilloscope with $r_i \ge 1 \text{ M}\Omega$.


Figure 1. Test Circuits and Voltage Waveforms

TYPICAL CHARACTERISTICS†











[†] Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.

TYPICAL CHARACTERISTICS[†]



[†]Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.

APPLICATION INFORMATION



NOTES: A. When the inputs are open circuited, the output is high. A capacitor may be used for dc isolation of the line-terminating resistor.

At the frequency of operation, the impedance of the capacitor should be relatively small.

$$\begin{split} \text{Example: let} \quad & f = 5 \text{ MHz} \\ \quad & C = 0.002 \, \mu\text{F} \\ Z_{\text{(circuit)}} = \frac{1}{2\pi\text{fC}} = \frac{1}{2\pi(5\times10^6)(0.002\times10^{-6})} \\ Z_{\text{(circuit)}} \approx & 16\Omega \end{split}$$

B. Use of a capacitor to control response time is optional.

Figure 8. Transmission of Digital Data Over Twisted-Pair Line





i.com 4-Mar-2005

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp (3) |
|------------------|-----------------------|-----------------|--------------------|------|----------------|-------------------------|------------------|--|
| 7900901CA | ACTIVE | CDIP | J | 14 | 1 | None | A42 SNPB | Level-NC-NC-NC |
| 7900901DA | ACTIVE | CFP | W | 14 | 1 | None | A42 SNPB | Level-NC-NC-NC |
| DS8830N | OBSOLETE | PDIP | N | 14 | | None | Call TI | Call TI |
| SN55183J | ACTIVE | CDIP | J | 14 | 1 | None | A42 SNPB | Level-NC-NC-NC |
| SN75183D | ACTIVE | SOIC | D | 14 | 50 | Pb-Free (RoHS) | CU NIPDAU | Level-2-260C-1 YEAR/ Level-1-235C-UNLIM |
| SN75183DR | ACTIVE | SOIC | D | 14 | 2500 | Pb-Free (RoHS) | CU NIPDAU | Level-2-260C-1 YEAR/ Level-1-235C-UNLIM |
| SN75183N | ACTIVE | PDIP | N | 14 | 25 | Pb-Free (RoHS) | CU NIPDAU | Level-NC-NC-NC |
| SN75183NSR | ACTIVE | SO | NS | 14 | 2000 | Pb-Free (RoHS) | CU NIPDAU | Level-2-260C-1 YEAR/ Level-1-235C-UNLIM |
| SNJ55183FK | ACTIVE | LCCC | FK | 20 | 1 | None | POST-PLATE | Level-NC-NC-NC |
| SNJ55183J | ACTIVE | CDIP | J | 14 | 1 | None | A42 SNPB | Level-NC-NC-NC |
| SNJ55183W | ACTIVE | CFP | W | 14 | 1 | None | A42 SNPB | Level-NC-NC-NC |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F14)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14 and JEDEC MO-092AB



FK (S-CQCC-N**)

28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G14)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AB.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | |
|------------------|------------------------|--------------------|---------------------------|
| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| | | Telephony | www.ti.com/telephony |
| | | Video & Imaging | www.ti.com/video |
| | | Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated