SLLS162D - JULY 1993 - REVISED SEPTEMBER 2003


- Meets or Exceeds the Standard EIA-485
- **Designed for High-Speed Multipoint** Transmission on Long Bus Lines in Noisy **Environments**
- Supports Data Rates up to and Exceeding **Ten Million Transfers Per Second**
- Common-Mode Output Voltage Range of -7 V to 12 V
- **Positive- and Negative-Current Limiting**
- Low Power Consumption . . . 1.5 mA Max (Output Disabled)
- **Functionally Interchangeable With SN75174**

description


The SN65LBC174 and SN75LBC174 are monolithic, quadruple, differential line drivers with 3-state outputs. Both devices are designed to meet the requirements of the Electronics Industry Association Standard EIA-485. These devices are optimized for balanced multipoint bus transmission at data rates up to and exceeding 10 million bits per second. Each driver features wide positive and negative common-mode output voltage ranges, current limiting, and thermalshutdown protection, making it suitable for party-line applications in noisy environments. Both devices are designed using LinBiCMOS™, facilitating ultralow power consumption and inherent robustness.

Both the SN65LBC174 and SN75LBC174 provide positive- and negative-current limiting and thermal shutdown for protection from line fault conditions on the transmission bus line. These devices offer optimum performance when used SN75LBC173 or SN75LBC175 the quadruple line receivers. The SN65LBC174 and SN75LBC174 are available in the 16-terminal DIP package (N) and the 20-terminal wide-body small outline intergrated circuit (SOIC) package (DW).

N PACKAGE (TOP VIEW)



DW PACKAGE (TOP VIEW)



NC - No internal connection

FUNCTION TABLE (each driver)

INPUT	ENABLE	OUTI	PUTS
	LINADEL	Υ	Z
Н	Н	Н	L
L	Н	L	Н
Х	L	Z	Z

H = high level,L = low level,

X = irrelevant.Z = high impedance (off)

The SN75LBC174 is characterized for operation over the commercial temperature range of 0°C to 70°C. The SN65LBC174 is characterized over the industrial temperature range of -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

LinBiCMOS is a trademark of Texas Instruments Incorporated.




SLLS162D - JULY 1993 - REVISED SEPTEMBER 2003


logic symbol[†]

1,2EN 4 ΕN 2 1Y 3 1Z ∇ 6 2Y 5 2Z 12 3,4EN EN \triangleright 10 **3**Y 3A 11 ∇ 3Z 14 4Y 15 13 4Z


Terminal numbers shown are for the N package.

logic diagram (positive logic)





schematic of inputs and outputs



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN65LBC174, SN75LBC174 QUADRUPLE LOW-POWER DIFFERENTIAL LINE DRIVERS

SLLS162D - JULY 1993 - REVISED SEPTEMBER 2003

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage range, V _{CC} (see Note 1)	0.3 V to 7 V
Output voltage range, VO	
Voltage range at A, 1/2EN, 3/4EN	
Continuous total power dissipation	
Operating free-air temperature range, T _A : SN65LBC174	–40°C to 85°C
SN75LBC174	0°C to 70°C
Storage temperature range, T _{stg}	–65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		MIN	NOM	MAX	UNIT	
Supply voltage, V _{CC}		4.75	5	5.25	V	
High-level input voltage, VIH	2			V		
Low-level input voltage, V _{IL}				0.8	V	
Valtage at any bus terminal (concretely as common mode). Va	Y or Z			12	V	
Voltage at any bus terminal (separately or common-mode), VO	1 01 2			-7	V	
High-level output current, IOH	Y or Z		-60			
Low-level output current, IOL	Y or Z			60	mA	
Continuous total power dissipation	- GE					
One wating two air temperature T.	SN65LBC174	-40	-	85	°C	
Operating free-air temperature, T _A	SN75LBC174	0		70	-0	

DISSIPATION RATING TABLE

PACKAGE	$T_A \le 25^{\circ}C$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
DW	1125 mW	9.0 mW/°C	720 mW	585 mW
N	1150 mW	9.2 mW/°C	736 mW	598 mW



[‡] The maximum operating junction temperature is internally limited. Use the Dissipation Rating Table to operate below this temperature. NOTE 1: All voltage values are with respect to GND.

SN65LBC174, SN75LBC174 QUADRUPLE LOW-POWER DIFFERENTIAL LINE DRIVERS

SLLS162D - JULY 1993 - REVISED SEPTEMBER 2003

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST (CONDITIONS	MIN	TYP [†]	MAX	UNIT
VIK	Input clamp voltage	$I_{I} = -18 \text{ mA}$			-1.5	V	
		$R_L = 54 \Omega$,	SN65LBC174	1.1	1.8	5	
11/2-1	Different field and and malling the	See Figure 1	SN75LBC174	1.5	1.5 1.8 5		V
IVODI	Differential output voltage‡	$R_L = 60 \Omega$,	SN65LBC174	1.1	1.7	5	V
		See Figure 2	SN75LBC174	1.5	1.7	5	
Δ VOD	Change in magnitude of common-mode output voltage§					±0.2	V
Voc	Common-mode output voltage	R _L = 54 Ω,	See Figure 1			3 -1	٧
Δ Voc	Change in magnitude of common-mode output voltage§	1				±0.2	V
IO	Output current with power off	$V_{CC} = 0$,	$V_0 = -7 \text{ V to } 12 \text{ V}$			±100	μΑ
loz	High-impedance-state output current	$V_O = -7 \text{ V to } ^{-1}$	12 V			±100	μΑ
ΙΗ	High-level input current	V _I = 2.4 V				-100	μΑ
I _I L	Low-level input current	V _I = 0.4 V				-100	μΑ
los	Short-circuit output current	$V_0 = -7 \text{ V to } 1$	12 V			±250	mA
laa	Supply current (all drivers)	No load	Outputs enabled			7	mA
lcc	Supply current (an unvers)	INO IOAG	Outputs disabled			1.5	шА

[†] All typical values are at $V_{CC} = 5 \text{ V}$ and $T_A = 25^{\circ}\text{C}$.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST C	ONDITIONS	MIN	TYP	MAX	UNIT
t _d (OD)	Differential output delay time	$R_1 = 54 \Omega$	See Figure 3	2	11	20	ns
t _t (OD)	Differential output transition time	KL = 54 22,	See Figure 3	10	15	25	ns
^t PZH	Output enable time to high level	$R_L = 110 \Omega$,	See Figure 3		20	30	ns
tPZL	Output enable time to low level	$R_L = 110 \Omega$,	See Figure 5		21	30	ns
tPHZ	Output disable time from high level	R _L = 110 Ω,	See Figure 4		48	70	ns
t _{PLZ}	Output disable time from low level	$R_L = 110 \Omega$,	See Figure 5		21	30	ns

[‡] The minimum V_{OD} specification does not fully comply with EIA-485 at operating temperatures below 0°C. The lower output signal should be used to determine the maximum signal transmission distance.

^{§ ∆|}V_{OD}| and ∆|V_{OC}| are the changes in magnitude of V_{OD} and V_{OC}, respectively, that occur when the input is changed from a high level to a low level.

PARAMETER MEASUREMENT INFORMATION




Figure 1. Differential and Common-Mode Output Voltages





Figure 2. Driver V_{OD} Test Circuit



NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, duty cycle = 50%, $t_f \leq$ 5 ns, $t_f \leq$ 7 ns, $t_f \leq$ 8 ns, $t_$

B. C_L includes probe and stray capacitance.

Figure 3. Time Waveforms for Driver Differential Output Test Circuit Delay and Transition

PARAMETER MEASUREMENT INFORMATION





Figure 4. tpzH and tpHZ Test Circuit and Waveforms





NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, duty cycle = 50%, $t_f \leq$ 5 ns, $Z_O = 50 \ \Omega$.

B. C_L includes probe and stray capacitance.


Figure 5. tpzL and tpLZ Test Circuit and Waveforms


TYPICAL CHARACTERISTICS











TYPICAL CHARACTERISTICS




Figure 10




Figure 11

www.ti.com 18-Nov-2023

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN65LBC174DW	LIFEBUY	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	SN65LBC174	
SN65LBC174DWR	ACTIVE	SOIC	DW	20		RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	SN65LBC174	
SNOOLBC 174DWK	ACTIVE	SOIC	DVV	20	2000	Rons & Green	NIPDAU	Level-1-200C-UNLIM	-40 10 65	SNOOLBC 174	Samples
SN75LBC174DW	LIFEBUY	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75LBC174	
SN75LBC174DWR	LIFEBUY	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75LBC174	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

PACKAGE OPTION ADDENDUM

www.ti.com 18-Nov-2023

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN75LBC174:

• Military : SN55LBC174

NOTE: Qualified Version Definitions:

• Military - QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LBC174DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN75LBC174DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1

www.ti.com 5-Jan-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65LBC174DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN75LBC174DWR	SOIC	DW	20	2000	367.0	367.0	45.0

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

TUBE



*All dimensions are nominal

7th difficions are nominal								
Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN65LBC174DW	DW	SOIC	20	25	506.98	12.7	4826	6.6
SN65LBC174DW	DW	SOIC	20	25	507	12.83	5080	6.6
SN65LBC174N	N	PDIP	16	25	506	13.97	11230	4.32
SN75LBC174DW	DW	SOIC	20	25	507	12.83	5080	6.6
SN75LBC174DW	DW	SOIC	20	25	506.98	12.7	4826	6.6
SN75LBC174N	N	PDIP	16	25	506	13.97	11230	4.32



SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated