







SN65LBC182, SN75LBC182 SLLS500B - MAY 2001 - REVISED OCTOBER 2023

# SNx5LBC182 Differential Bus Transceiver

#### 1 Features

- One-fourth unit load allows up to 128 devices on a
- Meets or exceeds the requirements of ANSI standard TIA/EIA-485-A and ISO 8482: 1987(E)
- Controlled driver output-voltage slew rates allow longer cable stub lengths
- Designed for signaling rates.
  - The signaling rate of a line, is the number of voltage transitions that are made per second expressed in the units bps (bits per second) up to 250 kbps
- Low disabled supply current: 250-µA maximum
- Thermal shutdown protection
- Open-circuit fail-safe receiver design
- Receiver input hysteresis: 70-mV typical
- Glitch-free power-up and power-down protection

## 2 Applications

- Utility meters
- Industrial process control
- **Building automation**

## 3 Description

The SN65LBC182 and SN75LBC182 are differential data line transceivers with a high level of ESD protection in the trade-standard footprint of the SN75176. They are designed for balanced transmission lines and meet ANSI standard TIA/ EIA-485-A and ISO 8482. The SN65LBC182 and SN75LBC182 combine a 3-state, differential line driver and differential input line receiver, both of which operate from a single 5-V power supply. The driver and receiver have active-high and activelow enables, respectively, which can be externally connected together to function as a direction control.

The driver outputs and the receiver inputs connect internally to form a differential input/output (I/O) bus port that is designed to offer minimum loading to the bus. This port operates over a wide range of commonmode voltage, making the device suitable for partyline applications. The device also includes additional features for party-line data buses in electrically noisy environment applications such as industrial process control or power inverters.

The SN75LBC182 and SN65LBC182 bus pins also exhibit a high input resistance equivalent to one-fourth unit load allowing connection of up to 128 similar devices on the bus. The high ESD tolerance protects the device for cabled connections. (For an even higher level of protection, see the SN65/75LBC184, literature number SLLS236.)

The differential driver design incorporates slew-ratecontrolled outputs sufficient to transmit data up to 250 kbps. Slew-rate control allows longer unterminated cable runs and longer stub lengths from the main backbone than possible with uncontrolled voltage transitions. The receiver design provides a fail-safe output of a high level when the inputs are left floating (open circuit). Very low device supply current can be achieved by disabling the driver and the receiver.


The SN65LBC182 is characterized for operation from -40°C to 85°C, and the SN75LBC182 is characterized for operation from 0°C to 70°C.

#### **Package Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>
SN65LBC182,	P (PDIP, 8)	9.81 mm × 9.43 mm
SN75LBC182	D (SOIC, 8)	4.9 mm × 6 mm

- For more information, see Section 11.
- The package size (length × width) is a nominal value and includes pins, where applicable.





**Schematic of Inputs and Outputs** 



## **Table of Contents**

1 Features1	6 Parameter Measurement Information	9
2 Applications1	7 Detailed Description	.12
3 Description1	7.1 Functional Block Diagram	12
4 Pin Configuration and Functions4	7.2 Device Functional Modes	.12
5 Specifications5	8 Application and Implementation	13
5.1 Absolute Maximum Ratings5	8.1 Application Information	
5.2 ESD Ratings5	9 Device and Documentation Support	.14
5.3 Dissipation Rating5	9.1 Receiving Notification of Documentation Updates	.14
5.4 Recommended Operating Conditions5	9.2 Support Resources	14
5.5 Thermal Information6	9.3 Trademarks	.14
5.6 Driver Electrical Characteristics6	9.4 Electrostatic Discharge Caution	.14
5.7 Receiver Electrical Characteristics6	9.5 Glossary	
5.8 Driver Switching Characteristics7	10 Revision History	
5.9 Receiver Switching Characteristics7	11 Mechanical, Packaging, and Orderable	
5.10 Typical Characteristics8	Information	14
• •		



## **4 Pin Configuration and Functions**




Figure 4-1. P (PDIP) or D (SOIC) Package (Top View)

**Table 4-1. Pin Functions** 

P	IN	TYPE	DESCRIPTION
NAME	NO.	ITPE	DESCRIPTION
R	1	0	Receiver Output
RE	2	I	Active Low Receiver Enable Input
DE	3	I	Active High Driver Enable Input
D	4	I	Driver Input
GND	5	GND	Device GND
Α	6	I/O	Non-Inverting Differential Bus I/O
В	7	I/O	Inverting Differential Bus I/O
V <sub>CC</sub>	8	PWR	Device VCC (4.75V to 5.25V)

## **5 Specifications**

## 5.1 Absolute Maximum Ratings

over operating free-air temperature range unless otherwise noted(1)

		MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage range, (see <sup>(2)</sup> )	-0.5	7	V	
(A or B)	Voltage range at any bus terminal	-15	15	V	
V <sub>I</sub> (D, DE, R or $\overline{RE}$ )	Input voltage	-0.3	7	V	
Io	Receiver output current		±20	mA	
	Continuous total power dissipation		See Dissipation Rating tab		

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 5.2 ESD Ratings

				VALUE	UNIT
	Human-body model (HBM), per ANSI/	A, B, GND	±15	kV	
\\	V <sub>(ESD)</sub> Electrostatic discharge	ESDA/JEDEC JS-001 <sup>(1)</sup>	All pins	±3	, KV
V (ESD)		IEC 61000-4-2 contact discharge	A, B, GND	±8	kV
		IEC 61000-4-2 Air-gap discharge	A, B, GND	±15	kV

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 5.3 Dissipation Rating

PACKAGE <sup>(2)</sup>	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR <sup>(1)</sup> ABOVE T <sub>A</sub> = 25°C	A .	
D	725 mW	5.8 mW/°C	464 mW	377 mW
Р	1150 mW	9.2 mW/°C	736 mW	598 mW

<sup>(1)</sup> This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

## 5.4 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.75	5	5.25	V
Voltage at any bus I/O terminal (separately or comm	mon mode) V <sub>I</sub> or V <sub>IC</sub>	-7		12	V
High-level input voltage, V <sub>IH</sub>	D, DE, RE	2			V
Low-level input voltage, V <sub>IL</sub>	D, DE, RE			0.8	V
Differential input voltage, V <sub>ID</sub> (see <sup>(1)</sup> )		-12		12	V
Output ourrent I	Driver	-60		60	m Λ
Output current, I <sub>O</sub>	Receiver	-8		4	mA
Operating free cir temperature T	SN65LBC182	-40		85	°C
Operating free-air temperature, T <sub>A</sub>	SN75LBC182	0		70	C

<sup>(1)</sup> Differential input/output bus voltage is measured at the noninverting terminal A with respect to the inverting terminal B.

<sup>(2)</sup> All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

<sup>(2)</sup> The maximum operating junction temperature is internally limited. Use the dissipation rating table to operate below this temperature



#### **5.5 Thermal Information**

	THERMAL METRIC(1)	D (SOIC)	P (PDIP)	UNIT
	THERMAL METRIC	8-PINS		UNII
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	116.7	84.3	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	56.3	65.4	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	63.4	62.1	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	8.8	31.3	°C/W
Ψ ЈВ	Junction-to-board characterization parameter	62.6	60.4	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.

#### **5.6 Driver Electrical Characteristics**

over recommended operating conditions

	PARAMET	ER	TEST CO	ONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IK</sub>	Input clamp	voltage	I <sub>I</sub> = −18 mA		-1.5			V
Vo	Output volt	age	I <sub>O</sub> = 0		0		V <sub>CC</sub>	V
V <sub>OD</sub>	Differential	output voltage	R <sub>L</sub> = 54 Ω,	See Figure 6-1	1.5	2.2	V <sub>CC</sub>	V
			V <sub>test</sub> = -7 V to 12 V,	See Figure 6-2	1.5	2.2	V <sub>CC</sub>	V
$\Delta V_{OD}$		magnitude of output voltage	See Figure 6-1	oo Figuro 6.1			0.2	V
V <sub>OC(SS)</sub>	Steady-state common-mode output voltage		See Figure 6-1		1		3	
ΔVOC(SS)		steady-state ode output voltage		See Figure 6-1 and Figure 6-4			0.2	
VOC(PP)	common-m	ak change in node output voltage e transitions	See Figure 6-1 and			0.8		V
l <sub>oz</sub>	High-imped	dance output current	See receiver input	currents				
I <sub>IH</sub>	High-level i DE)	High-level input current (D, DE)					50	μA
I <sub>IL</sub>	Low-level in	nput current (D, DE)	V <sub>I</sub> = 0.4 V	√ <sub>I</sub> = 0.4 V				μA
I <sub>OS</sub>	Short-circu	it output current	V <sub>O</sub> = -7 V to 12 V	V <sub>O</sub> = -7 V to 12 V			250	mA
	Supply	SN75LBC182	No load, DE at	DE -+1/ 00		12	25	Л
I <sub>CC</sub>	current	SN65LBC182	V <sub>CC</sub> ,	RE at V CC		12	30	mA

<sup>(1)</sup> All typical values are at  $V_{CC}$  = 5 V and  $T_A$  = 25°C.

## **5.7 Receiver Electrical Characteristics**

over recommended operating conditions (unless otherwise noted)

PAR	AMETER	TEST	CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IT+</sub>	Positive-going input threshold voltage					0.2	V
V <sub>IT</sub> -	Negative-going input threshold voltage			-0.2			v
V <sub>hys</sub>	Hysteresis voltage (V <sub>IT+</sub> - V <sub>IT-</sub> )				70		mV
$V_{IK}$	Enable-input clamp voltage	I <sub>I</sub> = −18 mA		-1.5			V
V <sub>OH</sub>	High-level output voltage	$V_{ID} = 200 \text{ mV}, I_{O} = -8 \text{ mA},$	See Figure 6-7	2.8			V
V <sub>OL</sub>	Low-level output voltage	V <sub>ID</sub> = 200 mV, I <sub>O</sub> = 4 mA,	See Figure 6-7			0.4	V

Submit Document Feedback

Product Folder Links: SN65LBC182 SN75LBC182



## 5.7 Receiver Electrical Characteristics (continued)

over recommended operating conditions (unless otherwise noted)

PAR	AMETER	TEST	CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
I <sub>OZ</sub>	High-impedance-state output current	V <sub>O</sub> = 0.4 to 2.4 V				±1	μA
		V <sub>IH</sub> = 12 V, V <sub>CC</sub> = 5 V				250	
١.	Bus input current	V <sub>IH</sub> = 12 V, V <sub>CC</sub> = 0 V	Other input at 0.1/	±1			
"	Bus input current	V <sub>IH</sub> = -7 V, V <sub>CC</sub> = 5 V	Other input at 0 V	-200			μA
		$V_{IH} = -7 \text{ V}, V_{CC} = 0 \text{ V}$		-200		±1 μ 250 250 μ 50 μ 3.5 m	
I <sub>IH</sub>	High-level input current (RE)	V <sub>IH</sub> = 2 V				50	μΑ
I <sub>IL</sub>	Low-level input current (RE)	V <sub>IL</sub> = 0.8 V		-50			μΑ
l	Supply current	No load	DE at 0 V, RE at 0 V			3.5	mA
I <sub>CC</sub>	Зирріу сипені	INO IOAU	DE at 0 V, RE at V <sub>CC</sub>		175	±1 250 250 50	μA

<sup>(1)</sup> All typical values are at  $V_{CC}$  = 5 V and  $T_A$  = 25°C.

## 5.8 Driver Switching Characteristics

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TES	T CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>r</sub>	Differential output signal rise time			0.25	0.72	1.2	
t <sub>f</sub>	Differential output signal fall time	$R_L = 54 \Omega$ , See Figure 6-3		0.25	0.73	1.2	
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output		$C_L = 50 \text{ pF},$			1.3	μs
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output					1.3	
t <sub>sk(p)</sub>	Pulse skew (t <sub>PHL</sub> - t <sub>PLH</sub> )				0.075	0.15	
t <sub>PZH</sub>	Output enable time to high level	D = 110 O	Soc Figure 6 F			3.5	
t <sub>PHZ</sub>	Output disable time from high level	R <sub>L</sub> = 110 Ω, See Figure 6-5			3.5	μs	
t <sub>PZL</sub>	Output enable time to low level	D = 110 O	See Figure 6-6			3.5	
t <sub>PLZ</sub>	Output disable time from low level	$R_L = 110 \Omega$	See Figure 6-6			3.5	μs


## **5.9 Receiver Switching Characteristics**

over recommended operating conditions (unless otherwise noted)

PARAM	METER	TEST CONDITIONS	MIN TYP	MAX	UNIT
t <sub>r</sub>	Differential output signal rise time		20		
t <sub>f</sub>	Differential output signal fall time	C = 50 pF Soo Figure 6.7	20		no
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output	$C_L = 50 \text{ pF}, See Figure 6-7}$		150	ns
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output			150	
t <sub>PZH</sub>	Output enable time to high level			100	
t <sub>PZL</sub>	Output enable time to low level	See Figure 6-8		100	ns
t <sub>PHZ</sub>	Output disable time from high level	See Figure 0-0		100	ı
t <sub>PLZ</sub>	Output disable time from low level			100	ns
t <sub>sk(p)</sub>	Pulse skew  t <sub>PHL</sub> - t <sub>PLH</sub>			50	ns




## **5.10 Typical Characteristics**





#### **6 Parameter Measurement Information**



A. Includes probe and jig capacitance

Figure 6-1. Driver Test Circuit,  $v_{OD}$  And  $v_{OC}$  Without Common-Mode Loading





Figure 6-2. Driver Test Circuit, vop With Common-Mode Loading




- A. PRR = 1 MHz, 50% duty cycle,  $t_r$  < 6 ns,  $t_f$  < 6 ns,  $Z_o$  = 50  $\Omega$
- B. Includes probe and jig capacitance

Figure 6-3. Driver Switching Test Circuit and Waveforms




Figure 6-4. V<sub>OC</sub> Definitions






- A. The input pulse is supplied by a generator having the following characteristics: PRR = 1.25 kHz, 50% duty cycle,  $t_r \le 10$  ns,  $t_f \le 10$  ns,  $Z_O = 50 \Omega$ .
- B. C<sub>L</sub> includes probe and jig capacitance.

Figure 6-5. Driver  $T_{\mbox{\scriptsize PZH}}$  And  $T_{\mbox{\scriptsize PHZ}}$  Test Circuit and Voltage Waveforms



- A. The input pulse is supplied by a generator having the following characteristics: PRR = 1.25 kHz, 50% duty cycle,  $t_r \le 10$  ns,  $t_f \le 10$  ns,  $Z_O = 50 \Omega$ .
- B. C<sub>L</sub> includes probe and jig capacitance.

Figure 6-6. Driver T<sub>PZL</sub> And T<sub>PLZ</sub> Test Circuit and Voltage Waveforms




A. This value includes probe and jig capacitance (± 10%).

Figure 6-7. Receiver T<sub>PLH</sub> And T<sub>PHL</sub> Test Circuit and Voltage Waveforms

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated






A. This value includes probe and jig capacitance (± 10%).

Figure 6-8. Receiver  $T_{PZL}$ ,  $T_{PLZ}$ ,  $T_{PZH}$ , And  $T_{PHZ}$  Test Circuit and Voltage Waveforms



## 7 Detailed Description

## 7.1 Functional Block Diagram



## 7.2 Device Functional Modes

**Table 7-1. Function Tables Driver** 

INPUT	ENABLE	OUTPUTS				
D	DE	A	В			
Н	Н	Н	L			
L	Н	L	Н			
X	L	Z	Z			
Open	Н	Н	L			

**Table 7-2. Function Tables Receiver** 

DIFFERENTIAL INPUTS	ENABLE RE	OUTPUT R
V <sub>ID</sub> ≥ <sub>0.2 V</sub>	L	Н
-0.2V < V <sub>ID</sub> < 0.2 V	L	?
V <sub>ID</sub> ≤ <sub>-0.2 V</sub>	L	L
X	Н	Z
Open	L	Н

Submit Document Feedback




## 8 Application and Implementation

## Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 8.1 Application Information



A. The line should be terminated at both ends in its characteristic impedance (R<sub>T</sub> = Z<sub>O</sub>). Stub lengths off the main line should be kept as short as possible.

Figure 8-1. Typical Application Circuit



## 9 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

#### 9.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 9.2 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 9.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 9.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 9.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

#### 10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### Changes from Revision A (March 2005) to Revision B (October 2023)

Page

Changed the numbering format for tables, figures, and cross-references throughout the document......

#### 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

www.ti.com 16-Oct-2023

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
SN65LBC182D	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	6LB182	
SN65LBC182DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	6LB182	Samples
SN65LBC182DRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	6LB182	Samples
SN65LBC182P	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	65LBC182	Samples
SN75LBC182D	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	7LB182	
SN75LBC182DG4	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	7LB182	
SN75LBC182DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	7LB182	Samples
SN75LBC182P	LIFEBUY	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	75LBC182	

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



## **PACKAGE OPTION ADDENDUM**

www.ti.com 16-Oct-2023

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 16-Oct-2023

#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LBC182DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN75LBC182DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 16-Oct-2023



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65LBC182DR	SOIC	D	8	2500	340.5	336.1	25.0
SN75LBC182DR	SOIC	D	8	2500	340.5	336.1	25.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 16-Oct-2023

#### **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN65LBC182D	D	SOIC	8	75	507	8	3940	4.32
SN65LBC182D	D	SOIC	8	75	505.46	6.76	3810	4
SN65LBC182P	Р	PDIP	8	50	506	13.97	11230	4.32
SN75LBC182D	D	SOIC	8	75	507	8	3940	4.32
SN75LBC182DG4	D	SOIC	8	75	507	8	3940	4.32
SN75LBC182P	Р	PDIP	8	50	506	13.97	11230	4.32



SMALL OUTLINE INTEGRATED CIRCUIT



### NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# P (R-PDIP-T8)

## PLASTIC DUAL-IN-LINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated