











ISO5451-Q1

SLLSEQ3A - SEPTEMBER 2016-REVISED DECEMBER 2016

# ISO5451-Q1 High-CMTI 2.5-A and 5-A Isolated IGBT, MOSFET Gate Driver With Active Protection Features

#### **Features**

- Qualified for Automotive Applications
- AEC-Q100 Qualified With the Following Results:
  - Device Temperature Grade 1: -40°C to +125°C Ambient Operating Temperature Range
  - Device HBM Classification Level 3A
  - Device CDM Classification Level C6
- 50-kV/μs Minimum and 100-kV/μs Typical Common-Mode Transient Immunity (CMTI) at  $V_{CM} = 1500 \text{ V}$
- 2.5-A Peak Source and 5-A Peak Sink Currents
- Short Propagation Delay: 76 ns (Typ), 110 ns (Max)
- 2-A Active Miller Clamp
- **Output Short-Circuit Clamp**
- Fault Alarm upon Desaturation Detection is Signaled on FLT and Reset Through RST
- Input and Output Under Voltage Lock-Out (UVLO) with Ready (RDY) Pin Indication
- Active Output Pull-down and Default Low Outputs with Low Supply or Floating Inputs
- 3-V to 5.5-V Input Supply Voltage
- 15-V to 30-V Output Driver Supply Voltage
- **CMOS Compatible Inputs**
- Rejects Input Pulses and Noise Transients Shorter Than 20 ns
- Isolation Surge Withstand Voltage 10000-V<sub>PK</sub>
- Safety-Related Certifications:
  - 8000-V<sub>PK</sub> V<sub>IOTM</sub> and 1420-V<sub>PK</sub> V<sub>IORM</sub> Reinforced Isolation per DIN V VDE V 0884-10 (VDE V 0884-10):2006-12
  - 5700-V<sub>RMS</sub> Isolation for 1 Minute per UL 1577
  - CSA Component Acceptance Notice 5A, IEC 60950-1 and IEC 60601-1 End Equipment Standards
  - TUV Certification per EN 61010-1 and EN 60950-1
  - GB4943.1-2011 CQC Certification
  - All Certifications Complete per UL, VDE, CQC, TUV and Planned for CSA

### 2 Applications

- Isolated IGBT and MOSFET Drives in:
  - **HEV and EV Power Modules**
  - **Industrial Motor Control Drives**
  - **Industrial Power Supplies**
  - Solar Inverters
  - Induction Heating

### 3 Description

The ISO5451-Q1 is a 5.7-kV<sub>RMS</sub>, reinforced isolated gate driver for IGBTs and MOSFETs with 2.5-A source and 5-A sink current. The input side operates from a single 3-V to 5.5-V supply. The output side allows for a supply range from minimum 15 V to maximum 30 V. Two complementary CMOS inputs control the output state of the gate driver. The short propagation time of 76 ns assures accurate control of the output stage.


An internal desaturation (DESAT) fault detection recognizes when the IGBT is in an overload condition. Upon a DESAT detect, the gate driver output is driven low to V<sub>FF2</sub> potential, turning the IGBT immediately off.

#### Device Information<sup>(1)</sup>

| PART NUMBER | PACKAGE   | BODY SIZE (NOM)    |
|-------------|-----------|--------------------|
| ISO5451-Q1  | SOIC (16) | 10.30 mm × 7.50 mm |

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **Functional Block Diagram**





### **Table of Contents**

| 1      | Features 1                             |    | 9.1 Overview  | 19   |
|--------|--|----|---|------|
| 2      | Applications 1                         |    | 9.2 Functional Block Diagram                        | 19   |
| 3      | Description 1                          |    | 9.3 Feature Description                             | 20   |
| 4      | Revision History                       |    | 9.4 Device Functional Modes                         | 21   |
| 5      | Description (continued)                | 10 | Application and Implementation                      | . 22 |
| 6      | Pin Configuration and Function         |    | 10.1 Application Information                        |      |
| 7      | Specifications 4                       |    | 10.2 Typical Applications                           | 22   |
| •      | 7.1 Absolute Maximum Ratings           | 11 | Power Supply Recommendations                        | . 30 |
|        | 7.2 ESD Ratings                        | 12 | Layout  | . 30 |
|        | 7.3 Recommended Operating Conditions   |    | 12.1 Layout Guidelines                              | 30   |
|        | 7.4 Thermal Information                |    | 12.2 PCB Material                                   |      |
|        | 7.5 Power Ratings                      |    | 12.3 Layout Example                                 | 30   |
|        | 7.6 Insulation Characteristics 6       | 13 | Device and Documentation Support                    | . 31 |
|        | 7.7 Safety-Related Certifications      |    | 13.1 Documentation Support                          | 31   |
|        | 7.8 Safety Limiting Values             |    | 13.2 Receiving Notification of Documentation Update | s 31 |
|        | 7.9 Electrical Characteristics         |    | 13.3 Community Resources                            | 31   |
|        | 7.10 Switching Characteristics         |    | 13.4 Trademarks                                     | 31   |
|        | 7.11 Insulation Characteristics Curves |    | 13.5 Electrostatic Discharge Caution                | 31   |
|        | 7.12 Typical Characteristics           |    | 13.6 Glossary                                       | 31   |
| 8<br>9 | Parameter Measurement Information      | 14 | Mechanical, Packaging, and Orderable Information    | . 31 |

### 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

### Changes from Original (September 2016) to Revision A

**Page** 



### 5 Description (continued)


When desaturation is active, a fault signal is sent across the isolation barrier, pulling the FLT output at the input side low and blocking the isolator input. The FLT output condition is latched and can be reset through a low-active pulse at the RST input.

When the IGBT is turned off during normal operation with bipolar output supply, the output is hard clamp to V<sub>EE2</sub>. If the output supply is unipolar, an active Miller clamp can be used, allowing Miller current to sink across a low impedance path, preventing IGBT to be dynamically turned on during high voltage transient conditions.

The readiness for the gate driver to be operated is under the control of two undervoltage-lockout circuits monitoring the input side and output side supplies. If either side has insufficient supply the RDY output goes low, otherwise this output is high.

The ISO5451-Q1 is available in a 16-pin SOIC package. Device operation is specified over a temperature range from –40°C to +125°C ambient.

### 6 Pin Configuration and Function



**Pin Functions** 

| PIN              |       | 1/0 | DESCRIPTION   |
|------------------|-------|-----|---|
| NAME             | NO.   | 1/0 | DESCRIPTION   |
| CLAMP            | 7     | 0   | Miller clamp output   |
| DESAT            | 2     | I   | Desaturation voltage input  |
| FLT              | 13    | 0   | Fault output, low-active during DESAT condition                         |
| GND1             | 9, 16 | _   | Input ground  |
| GND2             | 3     | _   | Gate drive common. Connect to IGBT emitter                              |
| IN+              | 10    | 1   | Non-inverting gate drive voltage control input                          |
| IN-              | 11    | I   | Inverting gate drive voltage control input                              |
| NC               | 4     | _   | Not connected   |
| OUT              | 6     | 0   | Gate drive voltage output   |
| RDY              | 12    | 0   | Power-good output, active high when both supplies are good              |
| RST              | 14    | 1   | Reset input, apply a low pulse to reset fault latch                     |
| V <sub>CC1</sub> | 15    | _   | Positive input supply (3 V to 5.5 V)                                    |
| V <sub>CC2</sub> | 5     | _   | Most positive output supply potential                                   |
| V <sub>EE2</sub> | 1, 8  | _   | Output negative supply. Connect to GND2 for unipolar-supply application |



### 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

|                      |                                     |  | MIN                    | MAX                    | UNIT |
|----------------------|-------------------------------------|--|------------------------|------------------------|------|
| V <sub>CC1</sub>     | Supply voltage input side           |  | GND1 - 0.3             | 6                      | V    |
| V <sub>CC2</sub>     | Positive supply voltage output side | (V <sub>CC2</sub> – GND2)  | -0.3                   | 35                     | V    |
| V <sub>EE2</sub>     | Negative supply voltage output side | (V <sub>EE2</sub> – GND2)  | -17.5                  | 0.3                    | V    |
| V <sub>(SUP2)</sub>  | Total supply output voltage         | (V <sub>CC2</sub> - V <sub>EE2</sub> )   | -0.3                   | 35                     | V    |
| V <sub>OUT</sub>     | Gate driver output voltage          |  | V <sub>EE2</sub> - 0.3 | V <sub>CC2</sub> + 0.3 | V    |
| I <sub>(OUTH)</sub>  | Gate driver high output current     | Gate driver high output current (max pulse width = 10 μs, max duty cycle = 0.2%) |                        | 2.7                    | Α    |
| I <sub>(OUTL)</sub>  | Gate driver low output current      | Gate driver high output current (max pulse width = 10 μs, max duty cycle = 0.2%) |                        | 5.5                    | Α    |
| V <sub>(LIP)</sub>   | Voltage at IN+, IN-, FLT, RDY, F    | RST  | GND1 -0.3              | V <sub>CC1</sub> + 0.3 | V    |
| I <sub>(LOP)</sub>   | Output current of FLT, RDY          |  |                        | 10                     | mA   |
| V <sub>(DESAT)</sub> | Voltage at DESAT                    |  | GND2 - 0.3             | V <sub>CC2</sub> + 0.3 | V    |
| V <sub>(CLAMP)</sub> | Clamp voltage                       |  | V <sub>EE2</sub> - 0.3 | V <sub>CC2</sub> + 0.3 | V    |
| $T_{J}$              | Junction temperature                |  | -40                    | 150                    | °C   |
| T <sub>STG</sub>     | Storage temperature                 |  | -65                    | 150                    | °C   |

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability

### 7.2 ESD Ratings

|                    |               |   | VALUE | UNIT     |
|--------------------|---------------|---|-------|----------|
| , Electrostatic    | Electrostatic | Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup> | ±4000 | V        |
| V <sub>(ESD)</sub> | discharge     | Charged-device model (CDM), per AEC Q100-011            | ±1500 | <b>v</b> |

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

# 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

|                     |   | MIN                    | NOM | MAX                  | UNIT |
|---------------------|---|------------------------|-----|----------------------|------|
| $V_{CC1}$           | Supply voltage input side   | 3                      |     | 5.5                  | V    |
| $V_{CC2}$           | Positive supply voltage output side (V <sub>CC2</sub> – GND2)           | 15                     |     | 30                   | V    |
| $V_{EE2}$           | Negative supply voltage output side (V <sub>EE2</sub> – GND2)           | -15                    |     | 0                    | V    |
| V <sub>(SUP2)</sub> | Total supply voltage output side (V <sub>CC2</sub> – V <sub>EE2</sub> ) | 15                     |     | 30                   | V    |
| V <sub>IH</sub>     | High-level input voltage (IN+, IN-, RST)                                | 0.7 × V <sub>CC1</sub> |     | V <sub>CC1</sub>     | V    |
| $V_{IL}$            | Low-level input voltage (IN+, IN-, RST)                                 | 0                      |     | $0.3 \times V_{CC1}$ | V    |
| t <sub>UI</sub>     | Pulse width at IN+, IN- for full output (C <sub>LOAD</sub> = 1 nF)      | 40                     |     |                      | ns   |
| t <sub>RST</sub>    | Pulse width at RST for resetting fault latch                            | 800                    |     |                      | ns   |
| T <sub>A</sub>      | Ambient temperature   | -40                    | 25  | 125                  | °C   |



#### 7.4 Thermal Information

|                      | ISO545                                       |           |      |
|----------------------|--|-----------|------|
|                      | THERMAL METRIC <sup>(1)</sup>                | DW (SOIC) | UNIT |
|                      |  | 16 PINS   |      |
| $R_{\theta JA}$      | Junction-to-ambient thermal resistance       | 99.6      | °C/W |
| $R_{\theta JC(top)}$ | Junction-to-case (top) thermal resistance    | 48.5      | °C/W |
| $R_{\theta JB}$      | Junction-to-board thermal resistance         | 56.5      | °C/W |
| ΨЈТ                  | Junction-to-top characterization parameter   | 29.2      | °C/W |
| ΨЈВ                  | Junction-to-board characterization parameter | 56.5      | °C/W |

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report (SPRA953).

### 7.5 Power Ratings

|                 | PARAMETER                                | TEST CONDITIONS | MIN | TYP | MAX  | UNIT |
|-----------------|--|-----------------|-----|-----|------|------|
| $P_{D}$         | Maximum power dissipation <sup>(1)</sup> |                 |     |     | 1255 | mW   |
| P <sub>ID</sub> | Maximum input power dissipation          |                 |     |     | 175  | mW   |
| P <sub>OD</sub> | Maximum output power dissipation         |                 |     |     | 1080 | mW   |

<sup>(1)</sup> Full chip power dissipation is de-rated 10.04 mW/°C beyond 25°C ambient temperature. At 125°C ambient temperature, a maximum of 251 mW total power dissipation is allowed. Power dissipation can be optimized depending on ambient temperature and board design, while ensuring that Junction temperature does not exceed 150°C.



#### 7.6 Insulation Characteristics

|                   | PARAMETER  | TEST CONDITIONS  | SPECIFICATION      | UNIT             |
|-------------------|--|--|--------------------|------------------|
| CLR               | External clearance <sup>(1)</sup>                    | Shortest terminal-to-terminal distance through air   | >8                 | mm               |
| CPG               | External creepage <sup>(1)</sup>                     | Shortest terminal-to-terminal distance across the package surface  | >8                 | mm               |
| DTI               | Distance through the insulation                      | Minimum internal gap (internal clearance)  | >21                | μm               |
| СТІ               | Tracking resistance (comparative tracking index)     | DIN EN 60112 (VDE 0303-11); IEC 60112;   | >600               | V                |
|                   | Material Group                                       | According to IEC 60664-1; UL 746A  | I                  |                  |
|                   |  | Rated Mains Voltage ≤ 300 V <sub>RMS</sub>   | I-IV               |                  |
|                   | Overvoltage category (according to IEC 60664-1)      | Rated Mains Voltage ≤ 600 V <sub>RMS</sub>   | I-III              |                  |
|                   | 00004 1)   | Rated Mains Voltage ≤ 1000 V <sub>RMS</sub>  | I-II               |                  |
| DIN V             | VDE V 0884-10 (VDE V 0884-10):2006-12 <sup>(2)</sup> |  |                    |                  |
| V <sub>IORM</sub> | Maximum repetitive peak isolation voltage            | AC voltage (bipolar)   | 1420               | $V_{PK}$         |
| V <sub>IOWM</sub> | Maximum isolation working voltage                    | AC voltage. Time dependent dielectric breakdown (TDDB) Test, see Figure 1  | 1000               | V <sub>RMS</sub> |
| 1011111           | g g  | DC voltage   | 1420               | $V_{DC}$         |
| $V_{IOTM}$        | Maximum Transient isolation voltage                  | $V_{TEST} = V_{IOTM}$ , t = 60 sec (qualification), t = 1 sec (100% production)  | 8000               |                  |
| V <sub>IOSM</sub> | Maximum surge isolation voltage (3)                  | Test method per IEC 60065, 1.2/50 $\mu$ s waveform, $V_{TEST} = 1.6 \times V_{IOSM} = 10000 V_{PK}$ (qualification) <sup>(3)</sup>   | 6250               | $V_{PK}$         |
|                   | Apparent charge <sup>(4)</sup>                       | Method a: After I/O safety test subgroup 2/3, $ V_{ini} = V_{IOTM}, t_{ini} = 60 \text{ s}; \\ V_{pd(m)} = 1.2 \times V_{IORM} = 1704 \text{ V}_{PK} \text{ ,} \\ t_m = 10 \text{ s} $                                   | ≤5                 |                  |
| $q_{pd}$          |  |  | ≤5                 | pC               |
|                   |  | Method b1: At routine test (100% production) and preconditioning (type test) $ V_{ini} = V_{IOTM},  t_{ini} = 60 \text{ s}; \\ V_{pd(m)} = 1.875 \times V_{IORM} = 2663 \text{ V}_{PK} \text{ ,} \\ t_m = 10 \text{ s} $ | ≤5                 |                  |
|                   |  | V <sub>IO</sub> = 500 V, T <sub>A</sub> = 25°C   | > 10 <sup>12</sup> | Ω                |
| $R_{IO}$          | Isolation resistance, input to output (5)            | V <sub>IO</sub> = 500 V, 100°C ≤ T <sub>A</sub> ≤ 125°C  | > 10 <sup>11</sup> | Ω                |
|                   |  | V <sub>IO</sub> = 500 V at T <sub>S</sub> = 150°C  | > 10 <sup>9</sup>  | Ω                |
| C <sub>IO</sub>   | Barrier capacitance, input to output (5)             | $V_{IO} = 0.4 \times \sin(2\pi ft), f = 1 \text{ MHz}$   | 1                  | pF               |
| -                 | Pollution degree                                     |  | 2                  |                  |
| UL 157            | 7  |  |                    |                  |
| V <sub>ISO</sub>  | Withstanding Isolation voltage                       |  | 5700               | $V_{RMS}$        |

<sup>(1)</sup> Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.

- (3) Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.
- (4) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (5) All pins on each side of the barrier tied together creating a two-terminal device

Submit Documentation Feedback

Copyright © 2016, Texas Instruments Incorporated

<sup>(2)</sup> This coupler is suitable for basic electrical insulation only within the maximum operating ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.



### 7.7 Safety-Related Certifications

| VDE   | CSA   | UL   | CQC   | TUV  |
|---|---|--|---|--|
| Certified according to DIN V VDE V 0884-10) (VDE V 0884-10):2006-12 and DIN EN 60950-1 (VDE 0805 Teil 1):2011-01  | Plan to certify under CSA<br>Component Acceptance<br>Notice 5A, IEC 60950-1<br>and IEC 60601-1  | Certified according to UL<br>1577 Component<br>Recognition Program | Certified according to GB 4943.1-2011   | Certified according to<br>EN 61010-1:2010 (3rd Ed)<br>and<br>EN 60950-<br>1:2006/A11:2009/A1:2010<br>/<br>A12:2011/A2:2013   |
| Reinforced Insulation Maximum Transient isolation voltage, 8000 V <sub>PK</sub> ; Maximum surge isolation voltage, 6250 V <sub>PK</sub> , Maximum repetitive peak isolation voltage, 1420 V <sub>PK</sub> | Isolation Rating of 5700 V <sub>RMS</sub> ; Reinforced insulation per CSA 60950- 1- 07+A1+A2 and IEC 60950-1 (2nd Ed.), 800 V <sub>RMS</sub> max working voltage (pollution degree 2, material group I); 2 MOPP (Means of Patient Protection) per CSA 60601-1:14 and IEC 60601-1 Ed. 3.1, 250 V <sub>RMS</sub> (354 V <sub>PK</sub> ) max working voltage | Single Protection, 5700 V <sub>RMS</sub> <sup>(1)</sup>            | Reinforced Insulation, Altitude ≤ 5000m, Tropical climate, 400 V <sub>RMS</sub> maximum working voltage | 5700 V <sub>RMS</sub> Reinforced insulation per EN 61010-1:2010 (3rd Ed) up to working voltage of 600 V <sub>RMS</sub> 5700 V <sub>RMS</sub> Reinforced insulation per EN 60950-1:2006/A11:2009/A1:2010 / A12:2011/A2:2013 up to working voltage of 800 V <sub>RMS</sub> |
| Certification completed<br>Certificate number:<br>40040142  | Certification planned   | Certification completed<br>File number: E181974                    | Certification completed<br>Certificate number:<br>CQC16001141761  | Certification completed<br>Client ID number: 77311   |

<sup>(1)</sup> Production tested  $\geq$  6840 V<sub>RMS</sub> for 1 second in accordance with UL 1577.

### 7.8 Safety Limiting Values

Safety limiting intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier, potentially leading to secondary system failures.

|                | PARAMETER                              | TEST CONDITIONS  | MIN | TYP | MAX                 | UNIT |
|----------------|--|--|-----|-----|---------------------|------|
|                |  | $R_{\theta JA} = 99.6$ °C/W, $V_I = 3.6$ V, $T_J = 150$ °C, $T_A = 25$ °C    |     |     | 349                 |      |
|                | Cofoty input, output or aupply ourrent | $R_{\theta JA} = 99.6$ °C/W, $V_I = 5.5$ V, $T_J = 150$ °C, $T_A = 25$ °C    |     |     | 228                 | m 1  |
| I <sub>S</sub> | Safety input, output or supply current | $R_{\theta JA} = 99.6$ °C/W, $V_I = 15$ V, $T_J = 150$ °C, $T_A = 25$ °C     |     |     | 84                  | mA   |
|                |  | $R_{\theta JA} = 99.6$ °C/W, $V_I = 30$ V, $T_J = 150$ °C, $T_A = 25$ °C     |     |     | 42                  |      |
| Ps             | Safety input, output, or total power   | $R_{\theta JA} = 99.6^{\circ}C/W, T_{J} = 150^{\circ}C, T_{A} = 25^{\circ}C$ |     |     | 1255 <sup>(1)</sup> | mW   |
| Ts             | Maximum ambient safety temperature     |  |     |     | 150                 | °C   |

<sup>(1)</sup> Input, output, or the sum of input and output power should not exceed this value

The safety-limiting constraint is the maximum junction temperature specified in the data sheet. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the *Thermal Information* table is that of a device installed on a high-K test board for leaded surface-mount packages. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.



#### 7.9 Electrical Characteristics

Over recommended operating conditions unless otherwise noted. All typical values are at  $T_A = 25$ °C,  $V_{CC1} = 5$  V,  $V_{CC2} = 5$  V,  $V_{C$ GND2 = 15 V, GND2 - V<sub>FF2</sub> = 8 V

|  | $V$ , $GND2 - V_{EE2} = 8 V$ PARAMETER   | TEST CONDITIONS   | MIN                    | TYP                     | MAX                    | UNIT |
|--|--|---|------------------------|-------------------------|------------------------|------|
| VOI TA 05 01                               |  | TEST CONDITIONS   | IVIIIV                 | 111                     | IVIAA                  | ONIT |
| VOLTAGE SU                                 |  |   |                        |                         |                        |      |
| V <sub>IT+(UVLO1)</sub>                    | Positive-going UVLO1 threshold voltage input side (V <sub>CC1</sub> – GND1)          |   |                        |                         | 2.25                   | V    |
| V <sub>IT-(UVLO1)</sub>                    | Negative-going UVLO1 threshold voltage input side ( $V_{\text{CC1}} - \text{GND1}$ ) |   | 1.7                    |                         |                        | V    |
| V <sub>HYS(UVLO1)</sub>                    | UVLO1 Hysteresis voltage (V <sub>IT+</sub> – V <sub>IT-</sub> ) input side           |   |                        | 0.24                    |                        | V    |
| V <sub>IT+(UVLO2)</sub>                    | Positive-going UVLO2 threshold voltage output side (V <sub>CC2</sub> – GND2)         |   |                        | 12                      | 13                     | V    |
| V <sub>IT-(UVLO2)</sub>                    | Negative-going UVLO2 threshold voltage output side (V <sub>CC2</sub> – GND2)         |   | 9.5                    | 11                      |                        | V    |
| V <sub>HYS(UVLO2)</sub>                    | UVLO2 Hysteresis voltage (V <sub>IT+</sub> – V <sub>IT-</sub> ) output side          |   |                        | 1                       |                        | V    |
| I <sub>Q1</sub>                            | Input supply quiescent current   |   |                        | 2.8                     | 4.5                    | mA   |
| I <sub>Q2</sub>                            | Output supply quiescent current  |   |                        | 3.6                     | 6                      | mA   |
| LOGIC I/O                                  |  |   |                        |                         | -                      |      |
| V <sub>IT+(IN,RST)</sub>                   | Positive-going input threshold voltage (IN+, IN-, RST)                               |   |                        |                         | 0.7 × V <sub>CC1</sub> | V    |
| $V_{\text{IT-(IN,}\overline{\text{RST})}}$ | Negative-going input threshold voltage (IN+, IN-, RST)                               |   | 0.3 × V <sub>CC1</sub> |                         |                        | V    |
| V <sub>HYS(IN.RST)</sub>                   | Input hysteresis voltage (IN+, IN-, RST)   |   |                        | 0.15 x V <sub>CC1</sub> |                        | V    |
| I <sub>IH</sub>                            | High-level input leakage at (IN+) (1)  | IN+ = V <sub>CC1</sub>  |                        | 100                     |                        | μA   |
| I <sub>IL</sub>                            | Low-level input leakage at (IN-, RST) (2)  | IN- = GND1, RST = GND1  |                        | -100                    |                        | μA   |
| I <sub>PU</sub>                            | Pull-up current of FLT, RDY  | $V_{(RDY)} = GND1, V_{(FLT)} = GND1$                                    |                        | 100                     |                        | μA   |
| V <sub>OL</sub>                            | Low-level output voltage at FLT, RDY   | I <sub>(FLT)</sub> = 5 mA   |                        |                         | 0.2                    | V    |
| GATE DRIVE                                 | 1 0 /  | (FLI)   |                        |                         |                        |      |
| V <sub>(OUTPD)</sub>                       | Active output pulldown voltage   | I <sub>OUT</sub> = 200 mA, V <sub>CC2</sub> = open                      |                        |                         | 2                      | V    |
| V <sub>(OUTH)</sub>                        | High-level output voltage  | $I_{OUT} = -20 \text{ mA}$  | V <sub>CC2</sub> - 0.5 | V <sub>CC2</sub> - 0.24 | _                      | V    |
|  | Low-level output voltage   | I <sub>OUT</sub> = 20 mA  | V <sub>CC2</sub> 0.0   | V <sub>EE2</sub> + 13   | V <sub>EE2</sub> + 50  | mV   |
| $V_{(OUTL)}$                               | Low-level output voltage   |   |                        | V <sub>EE2</sub> + 13   | V <sub>EE2</sub> ∓ 30  | IIIV |
| I <sub>(OUTH)</sub>                        | High-level output peak current   | IN+ = high, IN- = low,<br>$V_{OUT} = V_{CC2} - 15 V$                    | 1.5                    | 2.5                     |                        | Α    |
| I <sub>(OUTL)</sub>                        | Low-level output peak current  | IN+ = Iow, $IN- = high$ ,<br>$V_{OUT} = V_{EE2} + 15 V$                 | 3.4                    | 5                       |                        | Α    |
| ACTIVE MILL                                | ER CLAMP   | T   |                        |                         |                        |      |
| $V_{(CLP)}$                                | Low-level clamp voltage  | I <sub>(CLP)</sub> = 20 mA  |                        | $V_{EE2} + 0.015$       | $V_{EE2} + 0.08$       | V    |
| I <sub>(CLP)</sub>                         | Low-level clamp current  | $V_{(CLAMP)} = V_{EE2} + 2.5 V$   | 1.6                    | 2.5                     |                        | Α    |
| $V_{(CLTH)}$                               | Clamp threshold voltage  |   | 1.6                    | 2.1                     | 2.5                    | V    |
| SHORT CIRC                                 | UIT CLAMPING   |   |                        |                         |                        |      |
| V <sub>(CLP_OUT)</sub>                     | Clamping voltage<br>(V <sub>OUT</sub> - V <sub>CC2</sub> )                           | $IN+$ = high, $IN-$ = low, $t_{CLP}$ =10 $\mu$ s, $I_{(OUTH)}$ = 500 mA |                        | 0.8                     | 1.3                    | V    |
| V <sub>(CLP_CLAMP)</sub>                   | Clamping voltage (V <sub>CLP</sub> - V <sub>CC2</sub> )                              | IN+ = high, IN- = low, $t_{CLP}$ =10 $\mu$ s, $I_{(CLP)}$ = 500 mA      |                        | 1.3                     |                        | V    |
| V <sub>(CLP_CLAMP)</sub>                   | Clamping voltage at CLAMP  | IN+ = High, IN- = Low, I <sub>(CLP)</sub> = 20 mA                       |                        | 0.7                     | 1.1                    | V    |
| DESAT PROT                                 | ECTION   |   | •                      |                         |                        |      |
| I <sub>(CHG)</sub>                         | Blanking capacitor charge current  | V <sub>(DESAT)</sub> - GND2 = 2 V                                       | 0.42                   | 0.5                     | 0.58                   | mA   |
| I <sub>(DCHG)</sub>                        | Blanking capacitor discharge current   | $V_{(DESAT)}$ - GND2 = 6 V  | 9                      | 14                      |                        | mA   |
| V <sub>(DSTH)</sub>                        | DESAT threshold voltage with respect to GND2   | ,   | 8.3                    | 9                       | 9.5                    | V    |
| V <sub>(DSL)</sub>                         | DESAT voltage with respect to GND2, when OUT is driven low                           |   | 0.4                    |                         | 1                      | V    |

<sup>(1)</sup>  $I_{IH}$  for IN-, RST pin is zero as they are pulled high internally. (2)  $I_{IL}$  for IN+ is zero, as it is pulled low internally.

Submit Documentation Feedback

Copyright © 2016, Texas Instruments Incorporated



### 7.10 Switching Characteristics

Over recommended operating conditions unless otherwise noted. All typical values are at  $T_A = 25$ °C,  $V_{CC1} = 5$  V,  $V_{CC2} - GND2 = 15$  V,  $GND2 - V_{FF2} = 8$  V


|                                     | PARAMETER                                       | TEST CONDITIONS  | MIN | TYP  | MAX               | UNIT  |
|-------------------------------------|---|--|-----|------|-------------------|-------|
| t <sub>r</sub>                      | Output signal rise time                         |  | 12  | 20   | 35                | ns    |
| t <sub>f</sub>                      | Output signal fall time                         |  | 12  | 20   | 37                | ns    |
| t <sub>PLH</sub> , t <sub>PHL</sub> | Propagation Delay                               |  |     | 76   | 110               | ns    |
| t <sub>sk-p</sub>                   | Pulse Skew  t <sub>PHL</sub> - t <sub>PLH</sub> | C <sub>LOAD</sub> = 1 nF, see Figure 38, Figure 39 and Figure 40                       |     |      | 20                | ns    |
| t <sub>sk-pp</sub>                  | Part-to-part skew                               | rigure 40  |     |      | 30 <sup>(1)</sup> | ns    |
| t <sub>GF</sub>                     | Glitch filter on IN+, IN-, RST                  |  | 20  | 30   | 40                | ns    |
| t <sub>DESAT (10%)</sub>            | DESAT sense to 10% OUT delay                    |  | 300 | 415  | 500               | ns    |
| t <sub>DESAT (GF)</sub>             | DESAT glitch filter delay                       |  |     | 330  |                   | ns    |
| t <sub>DESAT</sub> (FLT)            | DESAT sense to FLT-low delay                    | see Figure 40  |     | 2000 | 2420              | ns    |
| t <sub>LEB</sub>                    | Leading edge blanking time                      | see Figure 38 and Figure 39  | 330 | 400  | 500               | ns    |
| t <sub>GF(RSTFLT)</sub>             | Glitch filter on RST for resetting FLT          |  | 300 |      | 800               | ns    |
| C <sub>I</sub>                      | Input capacitance (2)                           | $V_I = V_{CC1}/2 + 0.4 \times \sin(2\pi ft), f = 1 \text{ MHz}, V_{CC1} = 5 \text{ V}$ |     | 2    |                   | pF    |
| CMTI                                | Common-mode transient immunity                  | V <sub>CM</sub> = 1500 V, see Figure 41  | 50  | 100  |                   | kV/μs |

<sup>(1)</sup> Measured at same supply voltage and temperature condition

<sup>(2)</sup> Measured from input pin to ground.




### 7.11 Insulation Characteristics Curves






### 7.12 Typical Characteristics



Copyright © 2016, Texas Instruments Incorporated


# TEXAS INSTRUMENTS

### **Typical Characteristics (continued)**






### **Typical Characteristics (continued)**



Copyright © 2016, Texas Instruments Incorporated


# TEXAS INSTRUMENTS

### **Typical Characteristics (continued)**






### **Typical Characteristics (continued)**



Submit Documentation Feedback Copyright © 2016, Texas Instruments Incorporated



### **Typical Characteristics (continued)**





### 8 Parameter Measurement Information




Figure 38. OUT Propagation Delay, Non-Inverting Configuration




Figure 39. OUT Propagation Delay, Inverting Configuration

Copyright © 2016, Texas Instruments Incorporated



# **Parameter Measurement Information (continued)**





Figure 40. DESAT, OUT, FLT, RST Delay



Copyright © 2016, Texas Instruments Incorporated

Figure 41. Common-Mode Transient Immunity Test Circuit




### 9 Detailed Description

#### 9.1 Overview

The ISO5451-Q1 is an isolated gate driver for IGBTs and MOSFETs. Input CMOS logic and output power stage are separated by a capacitive, silicon dioxide (SiO<sub>2</sub>), isolation barrier.

The IO circuitry on the input side interfaces with a micro controller and consists of gate drive control and RESET (RST) inputs, READY (RDY) and FAULT (FLT) alarm outputs. The power stage consists of power transistors to supply 2.5-A pullup and 5-A pulldown currents to drive the capacitive load of the external power transistors, as well as DESAT detection circuitry to monitor IGBT collector-emitter overvoltage under short circuit events. The capacitive isolation core consists of transmit circuitry to couple signals across the capacitive isolation barrier, and receive circuitry to convert the resulting low-swing signals into CMOS levels. The ISO5451-Q1 also contains under voltage lockout circuitry to prevent insufficient gate drive to the external IGBT, and active output pulldown feature which ensures that the gate-driver output is held low, if the output supply voltage is absent. The ISO5451-Q1 also has an active Miller clamp function which can be used to prevent parasitic turnon of the external power transistor, because of Miller effect, for unipolar supply operation.

### 9.2 Functional Block Diagram





#### 9.3 Feature Description

### 9.3.1 Supply and Active Miller Clamp

The ISO5451-Q1 supports both bipolar and unipolar power supply with active Miller clamp.

For operation with bipolar supplies, the IGBT is turned off with a negative voltage on its gate with respect to its emitter. This prevents the IGBT from unintentionally turning on because of current induced from its collector to its gate due to Miller effect. In this condition it is not necessary to connect CLAMP output of the gate driver to the IGBT gate, but connecting CLAMP output of the gate driver to the IGBT gate is also not an issue. Typical values of  $V_{CC2}$  and  $V_{EE2}$  for bipolar operation are 15 V and -8 V with respect to GND2.

For operation with unipolar supply, typically,  $V_{CC2}$  is connected to 15 V with respect to GND2, and  $V_{EE2}$  is connected to GND2. In this use case, the IGBT can turn-on due to additional charge from IGBT Miller capacitance caused by a high voltage slew rate transition on the IGBT collector. To prevent IGBT to turn on, the CLAMP pin is connected to IGBT gate and Miller current is sinked through a low impedance CLAMP transistor.

Miller CLAMP is designed for miller current up to 2 A. When the IGBT is turned-off and the gate voltage transitions below 2 V the CLAMP current output is activated.

#### 9.3.2 Active Output Pull-down

The Active output pulldown feature ensures that the IGBT gate OUT is clamped to  $V_{EE2}$  to ensure safe IGBT off-state when the output side is not connected to the power supply.

### 9.3.3 Undervoltage Lockout (UVLO) with Ready (RDY) Pin Indication Output

Undervoltage Lockout (UVLO) ensures correct switching of IGBT. The IGBT is turned-off, if the supply  $V_{CC1}$  drops below  $V_{IT-(UVLO1)}$ , irrespective of IN+, IN- and RST input till  $V_{CC1}$  goes above  $V_{IT+(UVLO1)}$ .

In similar manner, the IGBT is turned-off, if the supply  $V_{CC2}$  drops below  $V_{IT-(UVLO2)}$ , irrespective of IN+, IN- and RST input till  $V_{CC2}$  goes above  $V_{IT+(UVLO2)}$ .

Ready (RDY) pin indicates status of input and output side Under Voltage Lock-Out (UVLO) internal protection feature. If either side of device have insufficient supply ( $V_{CC1}$  or  $V_{CC2}$ ), the RDY pin output goes low; otherwise, RDY pin also serves as an indication to the micro-controller that the device is ready for operation.

### 9.3.4 Fault (FLT) and Reset (RST)

During IGBT overload condition, to report desaturation error FLT goes low. If RST is held low for the specified duration, FLT is cleared at rising edge of RST. RST has an internal filter to reject noise and glitches. By asserting RST for at-least the specified minimum duration, device input logic can be enabled or disabled.

#### 9.3.5 Short Circuit Clamp

Under short circuit events it is possible that currents are induced back into the gate-driver OUT and CLAMP pins due to parasitic Miller capacitance between the IGBT collector and gate terminals. Internal protection diodes on OUT and CLAMP help to sink these currents while clamping the voltages on these pins to values slightly higher than the output side supply.



### 9.4 Device Functional Modes

For ISO5451-Q1 OUT to follow IN+ in normal functional mode,  $\overline{\text{RST}}$  and RDY must be in high state.

Table 1. Function Table<sup>(1)</sup>

| V <sub>CC1</sub> | V <sub>CC2</sub> | IN+  | IN-  | RST  | RDY  | OUT  |
|------------------|------------------|------|------|------|------|------|
| PU               | PD               | X    | X    | X    | Low  | Low  |
| PD               | PU               | Х    | Х    | Х    | Low  | Low  |
| PU               | PU               | Х    | Х    | Low  | High | Low  |
| PU               | Open             | Х    | Х    | Х    | Low  | Low  |
| PU               | PU               | Low  | Х    | Х    | High | Low  |
| PU               | PU               | Х    | High | Х    | High | Low  |
| PU               | PU               | High | Low  | High | High | High |

<sup>(1)</sup> PU: Power Up ( $V_{CC1} \ge 2.25 \text{ V}$ ,  $V_{CC2} \ge 13 \text{ V}$ ), PD: Power Down ( $V_{CC1} \le 1.7 \text{ V}$ ,  $V_{CC2} \le 9.5 \text{ V}$ ), X: Irrelevant



### 10 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 10.1 Application Information

The ISO5451-Q1 is an isolated gate driver for power semiconductor devices such as IGBTs and MOSFETs. It is intended for use in applications such as motor control, industrial inverters and switched mode power supplies. In these applications, sophisticated PWM control signals are required to turn the power devices on and off, which at the system level eventually may determine, for example, the speed, position, and torque of the motor or the output voltage, frequency and phase of the inverter. These control signals are usually the outputs of a micro controller, and are at low voltage levels such as 3.3 V or 5 V. The gate controls required by the MOSFETs and IGBTs, on the other hand, are in the range of 30 V (using unipolar output supply) to 15 V (using bipolar output supply), and need high current capability to be able to drive the large capacitive loads offered by those power transistors. Not only that, the gate drive needs to be applied with reference to the Emitter of the IGBT (source for MOSFET), and by construction, the Emitter node in a gate drive system may swing between 0 to the DC bus voltage, that can be several hundreds of volts in magnitude.

The ISO5451-Q1 is thus used to level shift the incoming 3.3-V and 5-V control signals from the microcontroller to the 30-V (using unipolar output supply) to 15-V (using bipolar output supply) drive required by the power transistors while ensuring high-voltage isolation between the driver side and the microcontroller side.

### **10.2 Typical Applications**

Figure 42 shows the typical application of a three-phase inverter using six ISO5451-Q1 isolated gate drivers. Three-phase inverters are used for variable-frequency drives to control the operating speed and torque of AC motors and for high power applications such as High-Voltage DC (HVDC) power transmission.

The basic three-phase inverter consists of six power switches, and each switch is driven by one ISO5451-Q1. The switches are driven on and off at high switching frequency with specific patterns that to converter dc bus voltage to three-phase AC voltages.

2 Submit Doci



### **Typical Applications (continued)**




Figure 42. Typical Motor Drive Application

#### 10.2.1 Design Requirements

Unlike optocoupler based gate drivers which need external current drivers and biasing circuitry to provide the input control signals, the input control to the device is CMOS and can be directly driven by the microcontroller. Other design requirements include decoupling capacitors on the input and output supplies, a pullup resistor on the common drain FLT output signal and RST input signal, and a high-voltage protection diode between the IGBT collector and the DESAT input. Further details are explained in the subsequent sections. Table 2 shows the allowed range for Input and Output supply voltage, and the typical current output available from the gate-driver.

PARAMETERVALUEInput supply voltage3-V to 5.5-VUnipolar output supply voltage ( $V_{CC2} - GND2 = V_{CC2} - V_{EE2}$ )15-V to 30-VBipolar output supply voltage ( $V_{CC2} - V_{EE2}$ )15-V to 30-VBipolar output supply voltage (GND2 -  $V_{EE2}$ )0-V to 15-VOutput current2.5-A

**Table 2. Design Parameters** 

### 10.2.2 Detailed Design Procedure

#### 10.2.2.1 Recommended ISO5451-Q1 Application Circuit

The ISO5451-Q1 has both, inverting and non-inverting gate control inputs, an active low reset input, and an open drain fault output suitable for wired-OR applications. The recommended application circuit in Figure 43 shows a typical gate driver implementation with Unipolar Output Supply and Figure 44 shows a typical gate driver implementation with Bipolar Output Supply using the ISO5451-Q1.

Copyright © 2016, Texas Instruments Incorporated



A 0.1- $\mu F$  bypass capacitor, recommended at input supply pin  $V_{CC1}$  and 1- $\mu F$  bypass capacitor, recommended at output supply pin  $V_{CC2}$ , provide the large transient currents necessary during a switching transition to ensure reliable operation. The 220 pF blanking capacitor disables DESAT detection during the off-to-on transition of the power device. The DESAT diode ( $D_{DST}$ ) and its 1- $k\Omega$  series resistor are external protection components. The  $R_G$  gate resistor limits the gate charge current and indirectly controls the IGBT collector voltage rise and fall times. The open-drain  $\overline{FLT}$  output and RDY output has a passive 10- $k\Omega$  pullup resistor. In this application, the IGBT gate driver is disabled when a fault is detected and will not resume switching until the microcontroller applies a reset signal.




Figure 43. Unipolar Output Supply

Figure 44. Bipolar Output Supply

### 10.2.2.2 FLT and RDY Pin Circuitry

There is 50k pullup resistor internally on  $\overline{FLT}$  and RDY pins. The  $\overline{FLT}$  and RDY pin is an open-drain output. A 10- $k\Omega$  pullup resistor can be used to make it faster rise and to provide logic high when  $\overline{FLT}$  and RDY is inactive, as shown in Figure 45.

Fast common mode transients can inject noise and glitches on  $\overline{\text{FLT}}$  and RDY pins due to parasitic coupling. This is dependent on board layout. If required, additional capacitance (100 pF to 300 pF) can be included on the  $\overline{\text{FLT}}$  and RDY pins.




Figure 45. FLT and RDY Pin Circuitry for High CMTI



#### 10.2.2.3 Driving the Control Inputs

The amount of common-mode transient immunity (CMTI) can be curtailed by the capacitive coupling from the high-voltage output circuit to the low-voltage input side of the ISO5451-Q1. For maximum CMTI performance, the digital control inputs, IN+ and IN-, must be actively driven by standard CMOS, push-pull drive circuits. This type of low-impedance signal source provides active drive signals that prevent unwanted switching of the ISO5451-Q1 output under extreme common-mode transient conditions. Passive drive circuits, such as open-drain configurations using pullup resistors, must be avoided. There is a 20 ns glitch filter which can filter a glitch up to 20 ns on IN+ or IN-.

#### 10.2.2.4 Local Shutdown and Reset

In applications with local shutdown and reset, the FLT output of each gate driver is polled separately, and the individual reset lines are asserted low independently to reset the motor controller after a fault condition.





Figure 46. Local Shutdown and Reset for Noninverting (left) and Inverting Input Configuration (right)

#### 10.2.2.5 Global-Shutdown and Reset

When configured for inverting operation, the ISO5451-Q1 can be configured to shutdown automatically in the event of a fault condition by tying the FLT output to IN+. For high reliability drives, the open drain FLT outputs of multiple ISO5451-Q1 devices can be wired together forming a single, common fault bus for interfacing directly to the micro-controller. When any of the six gate drivers of a three-phase inverter detects a fault, the active low FLT output disables all six gate drivers simultaneously.






Copyright © 2016, Texas Instruments Incorporated


Figure 47. Global Shutdown With Inverting Input Configuration

#### 10.2.2.6 Auto-Reset

In this case, the gate control signal at IN+ is also applied to the  $\overline{RST}$  input to reset the fault latch every switching cycle. Incorrect  $\overline{RST}$  makes output go low. A fault condition, however, the gate driver remains in the latched fault state until the gate control signal changes to the *gate low* state and resets the fault latch.

If the gate control signal is a continuous PWM signal, the fault latch will always be reset before IN+ goes high again. This configuration protects the IGBT on a cycle by cycle basis and automatically resets before the next 'on' cycle.





Copyright © 2016, Texas Instruments Incorporated

Figure 48. Auto Reset for Noninverting and Inverting Input Configuration



#### 10.2.2.7 DESAT Pin Protection

Switching inductive loads causes large instantaneous forward voltage transients across the freewheeling diodes of IGBTs. These transients result in large negative voltage spikes on the DESAT pin which draw substantial current out of the device. To limit this current below damaging levels, a  $100-\Omega$  to  $1-k\Omega$  resistor is connected in series with the DESAT diode.

Further protection is possible through an optional Schottky diode, whose low forward voltage assures clamping of the DESAT input to GND2 potential at low voltage levels.




Figure 49. DESAT Pin Protection with Series Resistor and Schottky Diode

#### 10.2.2.8 DESAT Diode and DESAT Threshold

The DESAT diode's function is to conduct forward current, allowing sensing of the IGBT's saturated collector-to-emitter voltage,  $V_{(CESAT)}$ , (when the IGBT is on) and to block high voltages (when the IGBT is off). During the short transition time when the IGBT is switching, there is commonly a high  $dV_{CE}/dt$  voltage ramp rate across the IGBT. This results in a charging current  $I_{(CHARGE)} = C_{(D-DESAT)} \times d_{VCE}/dt$ , charging the blanking capacitor.  $C_{(D-DESAT)}$  is the diode capacitance at DESAT.

To minimize this current and avoid false DESAT triggering, fast switching diodes with low capacitance are recommended. As the diode capacitance builds a voltage divider with the blanking capacitor, large collector voltage transients appear at DESAT attenuated by the ratio of 1+  $C_{(BLANK)}$  /  $C_{(D-DESAT)}$ .

Because the sum of the DESAT diode forward-voltage and the IGBT collector-emitter voltage make up the voltage at the DESAT-pin,  $V_F + V_{CE} = V_{(DESAT)}$ , the  $V_{CE}$  level, which triggers a fault condition, can be modified by adding multiple DESAT diodes in series:  $V_{CE-FAULT(TH)} = 9 \ V - n \times V_F$  (where n is the number of DESAT diodes).

When using two diodes instead of one, diodes with half the required maximum reverse-voltage rating may be chosen.



### 10.2.2.9 Determining the Maximum Available, Dynamic Output Power, Pop-max

The ISO5451-Q1 maximum allowed total power consumption of P<sub>D</sub> = 251 mW consists of the total input power, P<sub>ID</sub>, the total output power, P<sub>OD</sub>, and the output power under load, P<sub>OL</sub>:

$$P_D = P_{ID} + P_{OD} + P_{OL} \tag{1}$$

With:

$$P_{ID} = V_{CC1-max} \times I_{CC1-max} = 5.5 \text{ V} \times 4.5 \text{ mA} = 24.75 \text{ mW}$$
 (2)

and:

$$P_{OD} = (V_{CC2} - V_{FE2}) \times I_{CC2-max} = (15V - (-8V)) \times 6 \text{ mA} = 138 \text{ mW}$$
 (3)

then:

$$P_{OL} = P_D - P_{ID} - P_{OD} = 251 \text{ mW} - 24.75 \text{ mW} - 138 \text{ mW} = 88.25 \text{ mW}$$
 (4)

In comparison to Pol, the actual dynamic output power under worst case condition, Pol-wc, depends on a variety of parameters:

$$P_{\text{OL-WC}} = 0.5 \times f_{\text{INP}} \times Q_{\text{G}} \times \left(V_{\text{CC2}} - V_{\text{EE2}}\right) \times \left(\frac{r_{\text{on-max}}}{r_{\text{on-max}} + R_{\text{G}}} + \frac{r_{\text{off-max}}}{r_{\text{off-max}} + R_{\text{G}}}\right)$$

where

- f<sub>INP</sub> = signal frequency at the control input IN+
- $Q_G$  = power device gate charge
- $V_{CC2}$  = positive output supply with respect to GND2
- $V_{EE2}$  = negative output supply with respect to GND2
- $r_{on-max}$  = worst case output resistance in the on-state: 4  $\Omega$
- $r_{\text{off-max}}$  = worst case output resistance in the off-state: 2.5  $\Omega$
- (5) $R_G$  = gate resistor

Once  $R_G$  is determined, Equation 5 is to be used to verify whether  $P_{OL-WC} < P_{OL}$ . Figure 50 shows a simplified output stage model for calculating P<sub>OL-WC</sub>.




Figure 50. Simplified Output Model for Calculating Pol-WC

#### 10.2.2.10 Example

This examples considers an IGBT drive with the following parameters:

$$I_{ON-PK} = 2 \text{ A}, Q_G = 650 \text{ nC}, f_{INP} = 20 \text{ kHz}, V_{CC2} = 15 \text{ V}, V_{EE2} = -8 \text{ V}$$
 (6)

Apply the value of the gate resistor  $R_G = 10 \Omega$ .



Then, calculating the worst-case output power consumption as a function of  $R_G$ , using Equation 5  $r_{on-max}$  = worst case output resistance in the on-state:  $4\Omega$ ,  $r_{off-max}$  = worst case output resistance in the off-state:  $2.5\Omega$ ,  $R_G$  = gate resistor yields

$$P_{OL-WC} = 0.5 \times 20 \text{ kHz} \times 650 \text{ nC} \times \left(15 \text{ V} - (-8 \text{ V})\right) \times \left(\frac{4 \Omega}{4 \Omega + 10 \Omega} + \frac{2.5 \Omega}{2.5 \Omega + 10 \Omega}\right) = 72.61 \text{ mW}$$
(7)

Because  $P_{OL-WC}$  = 72.61 mW is below the calculated maximum of  $P_{OL}$  = 88.25 mW, the resistor value of  $R_G$  = 10  $\Omega$  is suitable for this application.

#### 10.2.2.11 Higher Output Current Using an External Current Buffer

To increase the IGBT gate drive current, a non-inverting current buffer (such as the npn/pnp buffer shown in Figure 51) may be used. Inverting types are not compatible with the desaturation fault protection circuitry and must be avoided. The MJD44H11/MJD45H11 pair is appropriate for currents up to 8 A, the D44VH10/D45VH10 pair for up to 15 A maximum.





Figure 51. Current Buffer for Increased Drive Current

### 10.2.3 Application Curves





### 11 Power Supply Recommendations

To help ensure reliable operation at all data rates and supply voltages, a  $0.1-\mu F$  bypass capacitor is recommended at input supply pin  $V_{CC1}$  and  $1-\mu F$  bypass capacitor is recommended at output supply pin  $V_{CC2}$ . The capacitors should be placed as close to the supply pins as possible. The recommended placement of capacitors is 2-mm maximum from input and output power supply pin ( $V_{CC1}$  and  $V_{CC2}$ ).

### 12 Layout

### 12.1 Layout Guidelines

A minimum of four layers is required to accomplish a low EMI PCB design (see Figure 54). Layer stacking should be in the following order (top-to-bottom): high-current or sensitive signal layer, ground plane, power plane and low-frequency signal layer.

- Routing the high-current or sensitive traces on the top layer avoids the use of vias (and the introduction of their inductances) and allows for clean interconnects between the gate driver and the microcontroller and power transistors. Gate driver control input, Gate driver output OUT and DESAT should be routed in the top layer.
- Placing a solid ground plane next to the sensitive signal layer provides an excellent low-inductance path for the return current flow. On the driver side, use GND2 as the ground plane.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100 pF/inch<sup>2</sup>. On the gate-driver V<sub>EE2</sub> and V<sub>CC2</sub> can be used as power planes. They can share the same layer on the PCB as long as they are not connected together.
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links
  usually have margin to tolerate discontinuities such as vias.

For detailed layout recommendations, see the Digital Isolator Design Guide (SLLA284).

#### 12.2 PCB Material

For digital circuit boards operating at less than 150 Mbps, (or rise and fall times greater than 1 ns), and trace lengths of up to 10 inches, use standard FR-4 UL94V-0 printed circuit board. This PCB is preferred over cheaper alternatives because of lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and the self-extinguishing flammability-characteristics.

#### 12.3 Layout Example




Figure 54. Recommended Layer Stack



### 13 Device and Documentation Support

### 13.1 Documentation Support

#### 13.1.1 Related Documentation

For related documentation see the following:

- Isolation Glossary (SLLA353)
- ISO5851 Evaluation Module (EVM) User's Guide (SLLU218)
- Digital Isolator Design Guide (SLLA284)

### 13.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 13.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 13.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 13.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 13.6 Glossary

SLYZ022 — TI Glossarv.

Copyright © 2016, Texas Instruments Incorporated

This glossary lists and explains terms, acronyms, and definitions.

### 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.


**DW0016B** 





### **PACKAGE OUTLINE**

### SOIC - 2.65 mm max height



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.

www.ti.com




### **EXAMPLE BOARD LAYOUT**

# **DW0016B**

### SOIC - 2.65 mm max height

OIC



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.


www.ti.com



### **EXAMPLE STENCIL DESIGN**

# **DW0016B**

### SOIC - 2.65 mm max height



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

  9. Board assembly site may have different recommendations for stencil design.

www.ti.com



### PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

www.ti.com

| Orderable Device | Status | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan     | Lead finish/<br>Ball material | MSL Peak Temp       | Op Temp (°C) | Device Marking<br>(4/5) | Samples |
|------------------|--------|--------------|--------------------|------|----------------|--------------|-------------------------------|---------------------|--------------|-------------------------|---------|
| ISO5451QDWQ1     | ACTIVE | SOIC         | DW                 | 16   | 40             | RoHS & Green | NIPDAU                        | Level-2-260C-1 YEAR | -40 to 125   | ISO5451Q                | Samples |
| ISO5451QDWRQ1    | ACTIVE | SOIC         | DW                 | 16   | 2000           | RoHS & Green | NIPDAU                        | Level-2-260C-1 YEAR | -40 to 125   | ISO5451Q                | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **PACKAGE OPTION ADDENDUM**

10-Dec-2020

#### OTHER QUALIFIED VERSIONS OF ISO5451-Q1:

www.ti.com

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

# PACKAGE MATERIALS INFORMATION

www.ti.com 1-Jul-2023

### TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width     |
|----|---|
| В0 | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |


#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

| Device        | Package<br>Type | Package<br>Drawing |    | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|---------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| ISO5451QDWRQ1 | SOIC            | DW                 | 16 | 2000 | 330.0                    | 16.4                     | 10.75      | 10.7       | 2.7        | 12.0       | 16.0      | Q1               |
| ISO5451QDWRQ1 | SOIC            | DW                 | 16 | 2000 | 330.0                    | 16.4                     | 10.75      | 10.7       | 2.7        | 12.0       | 16.0      | Q1               |

www.ti.com 1-Jul-2023



### \*All dimensions are nominal

| Device        | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|---------------|--------------|-----------------|------|------|-------------|------------|-------------|
| ISO5451QDWRQ1 | SOIC         | DW              | 16   | 2000 | 350.0       | 350.0      | 43.0        |
| ISO5451QDWRQ1 | SOIC         | DW              | 16   | 2000 | 356.0       | 356.0      | 35.0        |

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 1-Jul-2023

### **TUBE**



#### \*All dimensions are nominal

| Device       | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|--------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| ISO5451QDWQ1 | DW           | SOIC         | 16   | 40  | 506.98 | 12.7   | 4826   | 6.6    |
| ISO5451QDWQ1 | DW           | SOIC         | 16   | 40  | 507    | 12.83  | 5080   | 6.6    |

### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated