



Support & training



TVS1801 18-V Bidirectional Flat-Clamp Surge Protection Device

1 Features

- Protection against 1 kV, 42-Ω IEC 61000-4-5 surge test for industrial signal lines
- Bidirectional polarity enables protection against bipolar signaling or miswiring conditions
- Clamping voltage of 27.4 V at 30 A of 8/20 µs surge current
- Standoff voltage: ±18 V
- Small 3 mm × 3 mm SON footprint
- Survives over 5,000 repetitive strikes of 30-A 8/20 µs surge current at 125°C
- Robust surge protection
 - IEC61000-4-5 (8/20 μs): 30 A
 - IEC61643-321 (10/1000 μs): 4.5 A
- · Low leakage current
 - 0.4 nA typical at 27°C
 - 280 nA maximum at 85°C
- Low capacitance: 65 pF
- Integrated level 4 IEC 61000-4-2 ESD protection

2 Applications

- Industrial sensor I/O
- PLC I/O modules
- Solid-state drives
- Appliances
- Medical equipment
- 12 V power lines

3 Description

The TVS1801 device shunts up to 30 A of IEC 61000-4-5 fault current to protect systems from highpower transients or lightning strikes. The device survives the common industrial signal line EMC requirement of 1-kV IEC 61000-4-5 open circuit voltage coupled through a $42-\Omega$ impedance. The TVS1801 uses a feedback mechanism to ensure precise flat clamping during a fault, keeping system exposure lower than traditional TVS diodes. The tight voltage regulation allows designers to confidently select system components with a lower voltage tolerance, lowering system costs and complexity without sacrificing robustness. The TVS1801 has a ±18-V operating range to enable operation in systems that require protection against reverse wiring conditions.


In addition, the TVS1801 is available in a small SON footprint designed for space constrained applications, offering a significant size reduction compared to standard SMA and SMB packages. Low device leakage and capacitance ensure a minimal effect on the protected line. To ensure robust protection over the lifetime of the product, TI tests the TVS1801 against 5000 repetitive surge strikes at 125°C with no shift in device performance.

The TVS1801 is part of TI's Flat-Clamp family of surge devices. For a deeper look at the Flat-Clamp family, refer to the *Flat-Clamp Surge Protection Technology for Efficient System Protection* white paper.


Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
TVS1801	SON (8)	3.00 mm × 3.00 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Functional Block Diagram



Voltage Clamp Response to 8/20 µs Surge Event






Table of Contents

1 Features	1
2 Applications	1
3 Description	
4 Revision History	
5 Device Comparison Table	3
6 Pin Configuration and Functions	4
7 Specifications	5
7.1 Absolute Maximum Ratings	5
7.2 ESD Ratings - JEDEC	5
7.3 ESD Ratings - IEC	5
7.4 Recommended Operating Conditions	5
7.5 Thermal Information	5
7.6 Electrical Characteristics	6
7.7 Typical Characteristics	7
8 Detailed Description	8
8.1 Overview	8
8.2 Functional Block Diagram	8
8.3 Feature Description	

8.4 Device Functional Modes	8
9 Application and Implementation	
9.1 Application Information	
9.2 Typical Application	
10 Power Supply Recommendations	
11 Layout	
11.1 Layout Guidelines	
11.2 Layout Example	. 12
12 Device and Documentation Support	
12.1 Documentation Support	. 13
12.2 Receiving Notification of Documentation Updates	13
12.3 Support Resources	. 13
12.4 Trademarks	. 13
12.5 Electrostatic Discharge Caution	
12.6 Glossary	13
13 Mechanical, Packaging, and Orderable	
Information	. 13

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (December 2018) to Revision B (May 2022)	Page
 Updated the numbering format for tables, figures, and cross-references throughout the docum Updated the 8/20-µs Surge Clamping Response at 30 A figure 	
Changes from Revision * (September 2018) to Revision A (December 2018)	Page
Changed from Advance Information to Production Data	`



5 Device Comparison Table

DEVICE	V _{rwm}	V _{clamp} at I _{pp}	l _{pp} (8/20 μs)	Leakage at V _{rwm}	POLARITY	Package
TVS0500	5	9.2 V	43 A	0.07 nA	Unidirectional	DRV (SON-6)
TVS0701	7	11 V	30 A	0.25 nA	Bidirectional	DRB (SON-8)
TVS1400	14	18.6 V	43 A	2 nA	Unidirectional	DRV (SON-6)
TVS1401	14	20.5 V	30 A	1.1 nA	Bidirectional	DRB (SON-8)
TVS1800	18	22.8 V	40 A	0.3 nA	Unidirectional	DRV (SON-6)
TVS1801	18	27.4 V	30 A	0.4 nA	Bidirectional	DRB (SON-8)
TVS2200	22	27.7 V	40 A	3.2 nA	Unidirectional	DRV (SON-6)
TVS2201	22	29.6 V	30 A	2 nA	Bidirectional	DRB (SON-8)
TVS2700	27	32.5 V	40 A	1.7 nA	Unidirectional	DRV (SON-6)
TVS2701	27	34 V	27 A	0.8 nA	Bidirectional	DRB (SON-8)
TVS3300	33	38 V	35 A	19 nA	Unidirectional	DRV (SON-6), YZF (WCSP)
TVS3301	33	40 V	27 A	2.5 nA	Bidirectional	DRB (SON-8)

3



6 Pin Configuration and Functions




Figure 6-1. DRB Package, 8-Pin SON (Top View)

Table 6-1. Pin Functions

	PIN		DESCRIPTION	
NAME	DRB		DESCRIPTION	
IN	1, 2, 3, 4	I	Surge Protected Channel	
GND	5, 6, 7, 8	GND	Ground	
FLOAT	Exposed Thermal Pad	NC	Exposed Thermal Pad Must Be Floating	

(1) NC = no connect, GND = ground, I = input



7 Specifications

7.1 Absolute Maximum Ratings

 $T_A = 27^{\circ}C$ (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Maximum Surge	IEC 61000-4-5 Current (8/20 μs), T _A < 125°C		±30	A
	IEC 61000-4-5 Power (8/20 μs)		825	W
Maximum Surge	IEC 61643-321 Current (10/1000 μs)		±4.5	А
	IEC 61643-321 Power (10/1000 μs)		120	W
EFT	IEC 61000-4-4 EFT Protection		80	А
I _{BR}	DC Current		33	mA
T _A	Ambient Operating Temperature	-40	125	°C
T _{stg}	Storage Temperature	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings - JEDEC

			VALUE	UNIT	
M	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾	±2000	V	
V _(ESD)	Electrostatic discillarge	Charged device model (CDM), per JEDEC specificationJESD22-C101, all pins ⁽²⁾	±500	V	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 ESD Ratings - IEC

			VALUE	UNIT
V	Electrostatic discharge	IEC 61000-4-2 contact discharge	±8	kV
V _(ESD)		IEC 61000-4-2 air-gap discharge	±15	L V

7.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{RWM}	Reverse Stand-Off Voltage		±18		V

7.5 Thermal Information

		TVS1801	
	THERMAL METRIC ⁽¹⁾	DRB (SON)	UNIT
		8 PINS	
R _{qJA}	Junction-to-ambient thermal resistance	52	°C/W
R _{qJC(top)}	Junction-to-case (top) thermal resistance	56.1	°C/W
R _{qJB}	Junction-to-board thermal resistance	24.9	°C/W
Y _{JT}	Junction-to-top characterization parameter	2.1	°C/W
Y _{JB}	Junction-to-board characterization parameter	24.8	°C/W
R _{qJC(bot)}	Junction-to-case (bottom) thermal resistance	9.8	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.




7.6 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
L	Leekage Current	Measured at $V_{IN} = \pm V_{RWM}$, $T_A = 27^{\circ}C$		0.4	25	24	
I _{LEAK}	Leakage Current	Measured at $V_{IN} = \pm V_{RWM}$, $T_A = 85^{\circ}C$			290	290 nA	
V_{BR}	Break-down Voltage	I _{IN} = ±1 mA	23.35	24.4		V	
	Clamp Valtage	$\pm I_{pp}$ IEC 61000-4-5 Surge (8/20 µs), V _{IN} = 0 V before surge, T _A = 27°C		27.4	28.8	V	
V _{CLAMP}	Clamp Voltage	$\pm I_{PP}$ IEC 61000-4-5 Surge (8/20 µs), V _{IN} = $\pm V_{RWM}$ before surge, T _A = 125°C			30.4	v	
R _{DYN}	8/20 μs surge dynamic resistance	Calculated from V _{CLAMP} at .5*I _{PP} and I _{PP} surge current, T _A = 25°C		50		mΩ	
C _{IN}	Input pin capacitance	$V_{IN} = V_{RWM}$, f = 1 MHz, 30 mV _{pp} , IO to GND		65		pF	
0.5	Maximum Slew Rate	$0-\pm V_{RWM}$ rising edge, sweep rise time and measure slew rate when I_{PEAK} = 1 mA, T_A = 27°C		2.5			
SR	Maximum Siew Rale	$0-\pm V_{RWM}$ rising edge, sweep rise time and measure slew rate when I_{PEAK} = 1 mA, T_A = 85°C		1		V/µs	



7.7 Typical Characteristics






8 Detailed Description

8.1 Overview

The TVS1801 is a bidirectional precision clamp with two integrated FETs driven by a feedback loop to tightly regulate the input voltage during an overvoltage event. This feedback loop leads to a very low dynamic resistance, giving a flat clamping voltage during transient overvoltage events like a surge.

8.2 Functional Block Diagram



8.3 Feature Description

The TVS1801 is a precision clamp that handles 30 A of IEC 61000-4-5 8/20- μ s surge pulse. The flat clamping feature helps keep the clamping voltage very low to keep the downstream circuits from being stressed. The flat clamping feature can also help end-equipment designers save cost by opening up the possibility to use lower-cost, lower voltage tolerant downstream ICs. This device provides a bidirectional operating range, with a symmetrical V_{RWM} of ±18 V, designed for applications that have bipolar input signals or that must withstand reverse wiring conditions. The TVS1801 has minimal leakage at V_{RWM}, designed for applications where low leakage and power dissipation is a necessity. Built in IEC 61000-4-2 and IEC 61000-4-4 ratings make it a robust protection solution for ESD and EFT events and the TVS1801 wide ambient temperature range of -40° C to +125°C enables usage in harsh industrial environments.

8.4 Device Functional Modes

8.4.1 Protection Specifications

The TVS1801 is specified according to both the IEC 61000-4-5 and IEC 61643-321 standards. This enables usage in systems regardless of which standard is required by relevant product standards or best matches measured fault conditions. The IEC 61000-4-5 standard requires protection against a pulse with a rise time of 8 μ s and a half-length of 20 μ s, while the IEC 61643-321 standard requires protection against a much longer pulse with a rise time of 10 μ s and a half-length of 1000 μ s.

The positive and negative surges are imposed to the TVS1801 by a combination wave generator (CWG) with a 2- Ω coupling resistor at different peak voltage levels. For powered-on transient tests that need power supply bias, inductances are used to decouple the transient stress and protect the power supply. The TVS1801 is post-tested by assuring that there is no shift in device breakdown or leakage at V_{RWM}.



In addition, the TVS1801 has been tested according to IEC 61000-4-5 to pass a \pm 1-kV surge test through a 42- Ω coupling resistor and a 0.5- μ F capacitor. This test is a common test requirement for industrial signal I/O lines and the TVS1801 precision clamp can be used in applicationos that have that requirement.

The TVS1801 integrates IEC 61000-4-2 level 4 ESD Protection and 80 A of IEC 61000-4-4 EFT Protection. These combine to ensure that the device can protect against most common transient test requirements.

For more information on TI's test methods for Surge, ESD, and EFT testing, refer to the *TI's IEC 61000-4-x Tests* for *TI's Protection Devices* application report.

8.4.2 Reliability Testing

To ensure device reliability, the TVS1801 is characterized against 5000 repetitive pulses of 25-A IEC 61000-4-5 8/20-µs surge pulses at 125°C. The test is performed with less than 10 seconds between each pulse at high temperature to simulate worst-case scenarios for fault regulation. After each surge pulse, the TVS1801 clamping voltage, breakdown voltage, and leakage are recorded to ensure that there is no variation or performance degradation. By ensuring robust, reliable, high temperature protection, the TVS1801 enables fault protection in applications that must withstand years of continuous operation with no performance change.

8.4.3 Zero Derating

Unlike traditional diodes, the TVS1801 has zero derating of maximum power dissipation and ensures robust performance up to 125°C. Traditional TVS diodes lose up to 50% of their current carrying capability when at high temperatures, so a surge pulse above 85°C ambient can cause failures that are not seen at room temperature. The TVS1801 prevents this so the designer can see the surge protection regardless of temperature. Because of this, Flat-Clamp devices can provide robust protection against surge pulses that occur at high ambient temperatures, as shown in TI's *TVS Surge Protection in High-Temperature Environments* application report.

8.4.4 Bidirectional Operation

The TVS1801 is a bidirectional TVS with a symmetrical operating region. This allows for operation with positive and negative voltages, rather than just positive voltages like the unidirectional TVS1800. This allows for single chip protection for applications where the signal is expected to operate below 0 V or where there is a need to withstand a large common-mode voltage. In addition, in many cases, there is a system requirement to be able to withstand reverse wiring conditions, in many cases where a high voltage signal is accidentally applied to the system ground and a ground is accidentally applied to the input terminal. This causes a large reverse voltage on the TVS diode that it must be able to withstand. The TVS1801 is designed to not break down or see failures under reverse wiring conditions, for applications that must withstand these miswiring issues.

Note

If the applied signal is not expected to go below 0 V, a unidirectional device will clamp much lower in the reverse direction and should be used. In this case, the recommended device would be the TVS1800.

8.4.5 Transient Performance

During large transient swings, the TVS1801 will begin clamping the input signal to protect downstream conditions. While this prevents damage during fault conditions, it can cause leakage when the intended input signal has a fast slew rate. To keep power dissipation low and remove the chance of signal distortion, TI recommends that the designer keep the slew rate of any input signal on the TVS1801 below 2.5 V/µs at room temperature and below 0.7 V/µs at 125°C shown in Figure 7-6. Faster slew rates will cause the device to clamp the input signal and draw current through the device for a few microseconds, increasing the rise time of the signal. This will not cause any harm to the system or to the device; it can, however, cause device overheating if the fast input voltage swings occur regularly.



9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The TVS1801 can be used to protect any power, analog, or digital signal from transient fault conditions caused by the environment or other electrical components.

9.2 Typical Application




Figure 9-1. TVS1801 Application Schematic

9.2.1 Design Requirements

A typical operation for the TVS1801 would be protecting a 12-V input voltage line with a wide variance requiring extra standoff from the nominal voltage, up to 18 V, as shown in Figure 9-1. In this example, a TVS1801 is protecting the input to a LM2734, a buck converter with an input voltage range of 20 V and an absolute maximum input voltage of 24 V. This input must be protected against transient voltage surge events, and must have protection for reverse applied voltage in case of cable shorts or in case of operator wiring error. Without any input protection, this input voltage will rise to hundreds of volts for multiple microseconds, and violate the absolute maximum input voltage and harm the device if a surge event is caused by lightning, coupling, ringing, or any other fault condition. TI's Flat-Clamp technology provides surge protection diodes that can maximize the useable voltage range and clamp at a safe level for the system.

9.2.2 Detailed Design Procedure

If the TVS1801 is in place to protect the device, the voltage will rise to the breakdown of the diode at 24.4 V during a surge event. The TVS1801 will then turn on to shunt the surge current to ground. With the low dynamic resistance of the TVS1801, even large amounts of surge current will have minimal impact on the clamping voltage. The dynamic resistance of the TVS1801 is around 50 m Ω , which means a 25-A surge current will cause a voltage raise of 25 A × 50 m Ω = 1.25 V. Because the device turns on at 24.4 V, this means the module input will be exposed to a maximum of 24.4 V + 1.25 V = 26.9 V during surge pulses, close to the LM2734 absolute maximum. Because this is a transient pulse, this will likely be safe for the system.



In addition, the TVS1801 provides protection against reverse voltage application that could accidentally be caused by shorts between pins. If -12 V is applied to the V_{BUS} pin, the LM2734 will not be harmed because the series diode will prevent the voltage from being applied to the input, and the TVS1801 will not shunt current because the reverse working voltage is -18 V. If the TVS1800 or an unidirectional device is used in this case, a -12-V short would cause the device to shunt current until it fails.

Finally, the small size of the device also improves fault protection by lowering the effect of fault current coupling onto neighboring traces. The small form factor of the TVS1801 allows the device to be placed extremely close to the input connector, which lowers the length of the path fault current going through the system compared to larger protection solutions.

9.2.3 Application Curves

Figure 9-2 shows how the device will clamp the overvoltage when a surge is applied to a system with the TVS1801.




Figure 9-2. Surge Waveform at 30 A

10 Power Supply Recommendations

The TVS1801 is a clamping device so there is no need to power it. To ensure the device functions properly, do not violate the recommended V_{IN} voltage range (-18 V to 18 V).



11 Layout

11.1 Layout Guidelines

The optimum placement is close to the connector. EMI during an ESD event can couple from the tested trace to other nearby unprotected traces, which could result in system failures. The PCB designer must minimize the possibility of EMI coupling by keeping all unprotected traces away from protected traces between the TVS and the connector. Route the protected traces straight. Use rounded corners with the largest radii possible to eliminate any sharp corners on the protected traces between the TVS1801 and the connector. Electric fields tend to build up on corners, which could increase EMI coupling.

Ensure that the thermal pad on the layout is floating rather than grounded. Grounding the thermal pad will impede the operating range of the TVS1801, and can cause failures when the applied voltage is negative. A floating thermal pad allows the maximum operating range without sacrificing any transient performance.

11.2 Layout Example




Figure 11-1. TVS1801 Layout



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documenation

For related documenation, see the following:

- Texas Instruments, Flat-Clamp Surge Protection Technology for Efficient System Protection white paper
- Texas Instruments, TI's IEC 61000-4-x Tests for TI's Protection Devices application report
- Texas Instruments, TVS Surge Protection in High-Temperature Environments application report

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	e Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TVS1801DRBR	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1PUP	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TVS1801DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2



www.ti.com

PACKAGE MATERIALS INFORMATION

17-Apr-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TVS1801DRBR	SON	DRB	8	3000	338.0	355.0	50.0

GENERIC PACKAGE VIEW

VSON - 1 mm max height PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4203482/L



DRB0008A



PACKAGE OUTLINE

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.

3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



DRB0008A

EXAMPLE BOARD LAYOUT

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



DRB0008A

EXAMPLE STENCIL DESIGN

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated