

Technical documentation



Support & training

AMC1211-Q1 SBAS896C – JUNE 2018 – REVISED NOVEMBER 2022

AMC1211-Q1 Automotive, High-Impedance, 2-V Input, Basic Isolated Amplifier

1 Features

TEXAS

INSTRUMENTS

- AEC-Q100 qualified for automotive applications:
 Temperature grade 1: -40°C to +125°C, T_A
- Functional Safety-Capable
 - Documentation available to aid functional safety system design
- 2-V, high-impedance input voltage range optimized for isolated voltage measurement
- Fixed gain: 1
- Low DC errors:
 - Offset error: ±1.5 mV (maximum)
 - Offset drift: ±10 µV/°C (maximum)
 - Gain error: ±0.2% (maximum)
 - Gain drift: ±40 ppm/°C (maximum)
- Nonlinearity: 0.04% (maximum)
- 3.3-V operation on high-side
- High CMTI: 30 kV/µs (minimum)
- Missing high-side supply indication
- · Safety-related certifications:
 - 4250-V_{PK} basic isolation per DIN EN IEC 60747-17 (VDE 0884-17)
 - 3000-V_{RMS} isolation for 1 minute per UL1577

2 Applications

- Isolated voltage sensing in:
 - Traction inverters
 - Onboard chargers
 - DC/DC converters

3 Description

The AMC1211-Q1 is a precision, isolated amplifier with an output separated from the input circuitry by a capacitive isolation barrier that is highly resistant to magnetic interference. This barrier is certified to provide basic galvanic isolation of up to 3 kV_{RMS} according to the DIN EN IEC 60747-17 (VDE 0884-17) and UL1577 standards, and supports a working voltage of up to 1000 V_{RMS}.

The isolation barrier separates parts of the system that operate on different common-mode voltage levels and protects the low-voltage side from voltages that can cause electrical damage or be harmful to an operator.


The high-impedance input of the AMC1211-Q1 is optimized for connection to high-impedance resistive dividers or any other high-impedance voltage signal source. The excellent DC accuracy and low temperature drift support accurate, isolated voltage sensing and control in closed-loop systems. The integrated missing high-side supply voltage detection feature simplifies system-level design and diagnostics.

The AMC1211-Q1 is offered in a wide-body 8pin SOIC package and is AEC-Q100 qualified for automotive applications and supports the temperature range from -40° C to $+125^{\circ}$ C.

Package Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
AMC1211-Q1	DWV (SOIC, 8)	5.85 mm × 7.50 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.





Page

Table of Contents

1 Features	1
2 Applications	1
3 Description	1
4 Revision History	
5 Pin Configuration and Functions	
6 Specifications	
6.1 Absolute Maximum Ratings	
6.2 ESD Ratings	
6.3 Recommended Operating Conditions	
6.4 Thermal Information	
6.5 Power Ratings	<mark>5</mark>
6.6 Insulation Specifications	
6.7 Safety-Related Certifications	
6.8 Safety Limiting Values	
6.9 Electrical Characteristics	
6.10 Switching Characteristics	10
6.11 Timing Diagram	
6.12 Insulation Characteristics Curves	
6.13 Typical Characteristics	12
7 Detailed Description	
•	

7.1 Overview	. 18
7.2 Functional Block Diagram	. 18
7.3 Feature Description	
7.4 Device Functional Modes	
8 Application and Implementation	
8.1 Application Information	
8.2 Typical Application	
8.3 Best Design Practices	
8.4 Power Supply Recommendations	
8.5 Layout	
9 Device and Documentation Support	
9.1 Documentation Support	. 26
9.2 Receiving Notification of Documentation Updates	26
9.3 Support Resources	
9.4 Trademarks	
9.5 Electrostatic Discharge Caution	
9.6 Glossary	26
10 Mechanical, Packaging, and Orderable	
Information	. 26

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	nanges from Revision B (June 2022) to Revision C (November 2022)	Page
•	Corrected CMTI rating in Features section from 100 kV/µs (minimum) to 30 kV/µs (minimum)	1
•	Added specified ambient temperature range to Recommended Operating Conditions table	4
•	Corrected Rise, Fall, and Delay Time Definition timing diagram	10

Changes from Revision A (June 2020) to Revision B (June 2022)

-		-
•	Changed isolation standard from DIN VDE V 0884-11 (VDE V 0884-11) to DIN EN IEC 60747-17 (VDE 0884-17) and updated the <i>Insulation Specifications</i> and <i>Safety-Related Certifications</i> tables accordingly	1
•	Changed part name from AMC1211A-Q1 to AMC1211-Q1 (has no effect orderable part number)	1
•	Changed Features section	1
•	Changed pin names: VIN to IN, VOUTP to OUTP, and VOUTN to OUTN	3
•	Merged V _{OS} specs for $4.5V \le VDD1 \le 5.5 V$ and $3.0 V \le VDD1 \le 5.5 V$ ranges	8
•	Changed VDD1 DC PSRR from -65 dB (typical) to -80 dB (typical)	8
•	Changed VDD1 _{UV} (VDD1 falling) from 1.75 V / 2.53 V / 2.7 V to 2.4 V / 2.6 V / 2.8 V (minimum / typical /	
	maximum)	8
•	Changed Rise, Fall, and Delay Time Definition timing diagram	. 10
•	Changed Isolation Capacitor Lifetime Projection figure	
•	Changed functional block diagram	
•	Deleted Failsafe Output section, added Analog Output section	
•	Changed Typical Application section and subsections	
•	Changed What To Do and What Not To Do section	
•	Changed Layout section	~ -



5 Pin Configuration and Functions




Figure 5-1. DWV Package, 8-Pin SOIC (Top View)

Table 5-1. Pin Functions

	PIN	TYPE	DESCRIPTION	
NO.	NAME	1175		
1	VDD1	High-side power	High-side power supply ⁽¹⁾	
2	IN	Analog input	Analog input	
3	SHTDN	Digital input	Shutdown input, active high, with internal pullup resistor (typical value: 100 k Ω)	
4	GND1	High-side ground	ligh-side analog ground	
5	GND2	Low-side ground	Low-side analog ground	
6	OUTN	Analog output	Inverting analog output	
7	OUTP	Analog output	Noninverting analog output	
8	VDD2	Low-side power	Low-side power supply ⁽¹⁾	

(1) See the *Power Supply Recommendations* section for power-supply decoupling recommendations.



6 Specifications

6.1 Absolute Maximum Ratings

see⁽¹⁾

		MIN	MAX	UNIT	
Power-supply voltage	High-side VDD1 to GND1	-0.3	6.5	V	
rower-supply voltage	Low-side VDD2 to GND2	-0.3	6.5	v	
Input voltage	IN	GND1 – 6	VDD1 + 0.5	V	
	SHTDN	GND1 – 0.5	VDD1 + 0.5	v	
Output voltage	OUTP, OUTN	GND2 – 0.5	VDD2 + 0.5	V	
Input current	Continuous, any pin except power-supply pins	-10	10	mA	
Tomporatura	Junction, T _J		150	°C	
Temperature	Storage, T _{stg}	-65	150	°C	

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾ , HBM ESD classification Level 2	±2000	V
V _(ESD)		Charged-device model (CDM), per AEC Q100-011, CDM ESD classification Level C6	±1000	v

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
POWER	SUPPLY					
	High-side power supply	VDD1 to GND1	3	5	5.5	V
	Low-side power supply	VDD2 to GND2	3	3.3	5.5	V
ANALOG	INPUT					
V _{Clipping}	Input voltage before clipping output	IN to GND1		2.516		V
V _{FSR}	Specified linear full-scale voltage	IN to GND1	-0.1		2	V
ANALOG	OUTPUT	·				
<u> </u>	Capacitive load	On OUTP or OUTN to GND2			500	~ Г
C _{LOAD}		OUTP to OUTN			250	pF
R _{LOAD}	Resistive load	On OUTP or OUTN to GND2		10	1	kΩ
DIGITAL	INPUT					
	Input voltage	SHTDN to GND1	0		VDD1	V
TEMPER	ATURE RANGE					
T _A	Specified ambient temperature		-40		125	°C



6.4 Thermal Information

	Rest of the interview of t		
		8 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	84.6	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	28.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	41.1	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	4.9	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	39.1	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Power Ratings

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
P _D	Maximum power dissipation (both sides)	VDD1 = VDD2 = 5.5 V	98	mW
	Maximum power dissipation (both sides)	VDD1 = VDD2 = 3.6V	56	TIVV
D	Maximum power dissipation (high-side)	VDD1 = 5.5 V	53	mW
P _{D1}	Maximum power dissipation (high-side)	VDD1 = 3.6 V	30	11174
P _{D2}	Maximum power dissipation (low-side)	VDD2 = 5.5 V	45	mW
	maximum power dissipation (low-side)	VDD2 = 3.6 V	26	11100

6.6 Insulation Specifications

over operating ambient temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
GENER	AL		1	
CLR	External clearance ⁽¹⁾	Shortest pin-to-pin distance through air	≥ 8.5	mm
CPG	External creepage ⁽¹⁾	Shortest pin-to-pin distance across the package surface	≥ 8.5	mm
DTI	Distance through insulation	Minimum internal gap (internal clearance) of the insulation	≥ 21	μm
СТІ	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	≥ 600	V
	Material group	According to IEC 60664-1	I	
	Overvoltage category	Rated mains voltage ≤ 150 V _{RMS}	I-IV	
	per IEC 60664-1	Rated mains voltage ≤ 300 V _{RMS}	I-III	
DIN EN	IEC 60747-17 (VDE 0884-17) ⁽²⁾		1	
V _{IORM}	Maximum repetitive peak isolation voltage	At AC voltage	1400	V _{PK}
. /	Maximum-rated isolation	At AC voltage (sine wave)	1000	V _{RMS}
V _{IOWM}	working voltage	At DC voltage	1400	V _{DC}
V _{IOTM}	Maximum transient isolation voltage	$V_{\text{TEST}} = V_{\text{IOTM}}$, t = 60 s (qualification test), $V_{\text{TEST}} = 1.2 \times V_{\text{IOTM}}$, t = 1 s (100% production test)	4250	V _{PK}
V _{IMP}	Maximum impulse voltage ⁽³⁾	Tested in air, 1.2/50-µs waveform per IEC 62368-1	6000	V _{PK}
V _{IOSM}	Maximum surge isolation voltage ⁽⁴⁾	Tested in oil (qualification test), 1.2/50-µs waveform per IEC 62368-1	7800	V _{PK}
	Apparent charge ⁽⁵⁾		≤ 5	
a		Method a, after environmental tests subgroup 1, $V_{pd(ini)} = V_{IOTM}$, $t_{ini} = 60$ s, $V_{pd(m)} = 1.3 \times V_{IORM}$, $t_m = 10$ s	≤ 5	
9 _{pd}		Method b1, at preconditioning (type test) and routine test, $V_{pd(ini)} = V_{IOTM}$, $t_{ini} = 1 \text{ s}$, $V_{pd(m)} = 1.5 \times V_{IORM}$, $t_m = 1 \text{ s}$	≤ 5	– pC
		Method b2, at routine test (100% production) ⁽⁷⁾ , $V_{pd(ini)} = V_{IOTM} = V_{pd(m)}$; $t_{ini} = t_m = 1 \text{ s}$	≤ 5	-
C _{IO}	Barrier capacitance, input to output ⁽⁶⁾	$V_{IO} = 0.5 V_{PP}$ at 1 MHz	~1.5	pF
		V _{IO} = 500 V at T _A = 25°C	> 10 ¹²	Ω
R _{IO}	Insulation resistance, input to output ⁽⁶⁾	V_{IO} = 500 V at 100°C ≤ T_A ≤ 125°C	> 10 ¹¹	
		V _{IO} = 500 V at T _S = 150°C	> 10 ⁹	
	Pollution degree		2	
	Climatic category		55/125/21	
UL1577				
V _{ISO}	Withstand isolation voltage	$V_{\text{TEST}} = V_{\text{ISO}}$, t = 60 s (qualification test), $V_{\text{TEST}} = 1.2 \times V_{\text{ISO}}$, t = 1 s (100% production test)	3000	V _{RMS}

(1) Apply creepage and clearance requirements according to the specific equipment isolation standards of an application. Care must be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board (PCB) do not reduce this distance. Creepage and clearance on a PCB become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a PCB are used to help increase these specifications.

(2) This coupler is suitable for safe electrical insulation only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.

(3) Testing is carried out in air to determine the surge immunity of the package.

- (4) Testing is carried out in oil to determine the intrinsic surge immunity of the isolation barrier.
- (5) Apparent charge is electrical discharge caused by a partial discharge (pd).

(6) All pins on each side of the barrier are tied together, creating a two-pin device.

(7) Either method b1 or b2 is used in production.



6.7 Safety-Related Certifications

VDE	UL
DIN EN IEC 60747-17 (VDE 0884-17), EN IEC 60747-17, DIN EN 61010-1 (VDE 0411-1) Clause : 6.4.3 ; 6.7.1.3 ; 6.7.2.1 ; 6.7.2.2 ; 6.7.3.4.2 ; 6.8.3.1	Recognized under 1577 component recognition and CSA component acceptance NO 5 programs
Basic insulation	Single protection
Certificate number: 40047657	File number: E181974

6.8 Safety Limiting Values

Safety limiting⁽¹⁾ intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to over-heat the die and damage the isolation barrier potentially leading to secondary system failures.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _S Safety input,	Cofaty input output or output ourrant	R _{θJA} = 84.6°C/W, VDDx = 5.5 V, T _J = 150°C, T _A = 25°C			268	
	Safety input, output, or supply current	$R_{\theta JA} = 84.6^{\circ}C/W, VDDx = 3.6 V,$ T _J = 150°C, T _A = 25°C			410	mA
Ps	Safety input, output, or total power	$R_{\theta JA} = 84.6^{\circ}C/W, T_{J} = 150^{\circ}C, T_{A} = 25^{\circ}C$			1477	mW
Τ _S	Maximum safety temperature				150	°C

(1) The maximum safety temperature, T_S , has the same value as the maximum junction temperature, T_J , specified for the device. The I_S and P_S parameters represent the safety current and safety power, respectively. Do not exceed the maximum limits of I_S and P_S. These limits vary with the ambient temperature, T_A.

The junction-to-air thermal resistance, R_{0JA}, in the *Thermal Information* table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

 $T_J = T_A + R_{\theta JA} \times P$, where P is the power dissipated in the device.

 $T_{J(max)} = T_S = T_A + R_{0JA} \times P_S$, where $T_{J(max)}$ is the maximum junction temperature. $P_S = I_S \times VDD_{max}$, where VDD_{max} is the maximum supply voltage for high-side and low-side.



6.9 Electrical Characteristics

typical specifications are at $T_A = 25^{\circ}C$, VDD1 = 5 V, and VDD2 = 3.3 V

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
ANALOG	INPUT						
V _{OS}	Input offset voltage ⁽¹⁾ ⁽²⁾	$T_{A} = 25^{\circ}C^{(3)}$	-1.5	±0.4	1.5	mV	
TCV _{OS}	Input offset thermal drift ^{(1) (2) (5)}		-10	±3	10	µV/°C	
R _{IN}	Input resistance	T _A = 25°C		1		GΩ	
I _{IB}	Input bias current	IN = GND1, T _A = 25°C	-15	3.5	15	nA	
C _{IN}	Input capacitance	f _{IN} = 275 kHz		7		pF	
ANALOG	OUTPUT						
	Nominal gain			1		V/V	
E _G	Gain error ⁽¹⁾	T _A = 25°C	-0.2%	±0.05%	0.2%		
TCE _G	Gain error drift ^{(1) (6)}		-40	±5	40	ppm/°C	
	Nonlineartity ⁽¹⁾		-0.04%	±0.01%	0.04%		
THD	Total harmonic distortion ⁽⁴⁾	V _{IN} = 2 V _{PP} , V _{IN} > 0 V, f _{IN} = 10 kHz, BW = 10 kHz		-87		dB	
SNR Sign	Signal-to-noise ratio	V_{IN} = 2 V_{PP} , f_{IN} = 1 kHz, BW = 10 kHz	79	82.6		dB	
		V_{IN} = 2 V_{PP} , f_{IN} = 10 kHz, BW = 100 kHz		70.9		uВ	
	Output noise	V _{IN} = GND1, BW = 100 kHz		220		μVrms	
		vs VDD1, at DC		-80			
PSRR	Power-supply rejection ratio ⁽²⁾	vs VDD2, at DC		-85		dB	
FORR		vs VDD1, 10 kHz / 100-mV ripple		-65		uВ	
		vs VDD2, 10 kHz / 100-mV ripple		-70			
V _{CMout}	Output common-mode voltage		1.39	1.44	1.49	V	
V _{CLIPout}	Clipping differential output voltage	$V_{OUT} = (V_{OUTP} - V_{OUTN});$ $V_{IN} > V_{Clipping}$		2.49		V	
V _{FAILSAFE}	Failsafe differential output voltage	SHTDN = high, or VDD1 undervoltage, or VDD1 missing		-2.6	-2.5	V	
BW	Output bandwidth		220	275		kHz	
R _{OUT}	Output resistance	On OUTP or OUTN		<0.2		Ω	
	Output short-circuit current	On OUTP or OUTN, sourcing or sinking, IN = GND1, outputs shorted to either GND or VDD2		14		mA	
CMTI	Common-mode transient immunity		30	45		kV/µs	



6.9 Electrical Characteristics (continued)

typical specifications are at $T_A = 25^{\circ}$ C, VDD1 = 5 V, and VDD2 = 3.3 V

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
DIGITAL	INPUT					
I _{IN}	Input current	SHTDN pin, GND1 \leq SHTDN \leq VDD1	-70		1	μA
C _{IN}	Input capacitance	SHTDN pin		5		pF
V _{IH}	High-level input voltage		0.7 × VDD1			V
V _{IL}	Low-level input voltage				0.3 × VDD1	V
POWER	SUPPLY	·				
VDD1 _{UV}	1 _{UV} VDD1 undervoltage detection threshold	VDD1 rising	2.5	2.7	2.9	V
		VDD1 falling	2.4	2.6	2.8	v
VDD2 _{UV}	VDD2 undervoltage detection	VDD2 rising	2.2	2.45	2.65	V
VDDZUV	threshold	VDD2 falling	1.85	2.0	2.2	v
		3.0 V < VDD1 < 3.6 V, SHTDN = low		6.0	8.4	mA
I _{DD1}	High-side supply current	4.5 V < VDD1 < 5.5 V, SHTDN = low		7.1	9.7	mA
		SHTDN = VDD1		1.3		μA
	Low side supply surront	3.0 V < VDD2 < 3.6 V		5.3	7.2	
DD2	Low-side supply current	4.5 V < VDD2 < 5.5 V		5.9	8.1	mA

(1) The typical value includes one standard deviation (*sigma*) at nominal operating conditions.

(2) This parameter is input referred.

(3) The typical value is at VDD1 = 3.3 V.

(4) THD is the ratio of the rms sum of the amplitudes of first five higher harmonics to the amplitude of the fundamental.

(5) Offset error temperature drift is calculated using the box method, as described by the following equation: TCV_{OS} = (Value_{MAX} - Value_{MIN}) / TempRange

(6) Gain error temperature drift is calculated using the box method, as described by the following equation: $TCE_G (ppm) = (Value_{MAX} - Value_{MIN}) / (Value_{(T=25 C)} \times TempRange) \times 10^6$

6.10 Switching Characteristics

over operating ambient temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _r	Output signal rise time			1.3		μs
t _f	Output signal fall time			1.3		μs
t _{AS}	Analog settling time	VDD1 step to 3.0 V with VDD2 \ge 3.0 V, to V _{OUTP} , V _{OUTN} valid, 0.1% settling		50	100	μs
t _{EN}	Device enable time	SHTDN high to low		50	100	μs
t _{SHTDN}	Device shutdown time	SHTDN low to high		3	10	μs

6.11 Timing Diagram





Figure 6-1. Rise, Fall, and Delay Time Definition




6.12 Insulation Characteristics Curves






6.13 Typical Characteristics






at VDD1 = 5 V, VDD2 = 3.3 V, SHTDN = 0 V, f_{IN} = 10 kHz, and BW = 100 kHz (unless otherwise noted)




13






















7 Detailed Description

7.1 Overview

The AMC1211-Q1 is a precision, single-ended input, isolated amplifier with a high input impedance and wide input voltage range. The input stage of the device drives a second-order, delta-sigma ($\Delta\Sigma$) modulator. The modulator converts the analog input signal into a digital bitstream that is transferred across the isolation barrier and separates the high-side from the low-side. On the low-side, the received bitstream is processed by a fourth-order analog filter that outputs a differential signal at the OUTP and OUTN pins proportional to the input signal.

The SiO₂-based, capacitive isolation barrier supports a high level of magnetic field immunity, as described in the *ISO72x Digital Isolator Magnetic-Field Immunity* application note. The digital modulation used in the AMC1211-Q1 to transmit data across the isolation barrier, and the isolation barrier characteristics, result in high reliability and high common-mode transient immunity.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Analog Input

The single-ended, high-impedance input stage of the AMC1211-Q1 feeds a second-order, switched-capacitor, feed-forward $\Delta\Sigma$ modulator. The modulator converts the analog signal into a bitstream that is transferred across the isolation barrier, as described in the *Isolation Channel Signal Transmission* section.

There are two restrictions on the analog input signal IN. First, if the input voltage V_{IN} exceeds the range specified in the *Absolute Maximum Ratings* table, the input current must be limited to the absolute maximum value because the electrostatic discharge (ESD) protection turns on. Secondly, the linearity and parametric performance of the device is ensured only when the analog input voltage remains within the linear full-scale range (V_{FSR}) as specified in the *Recommended Operating Conditions* table.



7.3.2 Isolation Channel Signal Transmission

The AMC1211-Q1 uses an on-off keying (OOK) modulation scheme, as shown in Figure 7-1, to transmit the modulator output bitstream across the SiO₂-based isolation barrier. The transmit driver (TX) shown in the *Functional Block Diagram* transmits an internally-generated, high-frequency carrier across the isolation barrier to represent a digital *one* and does not send a signal to represent a digital *zero*. The nominal frequency of the carrier used inside the AMC1211-Q1 is 480 MHz.

The receiver (RX) on the other side of the isolation barrier recovers and demodulates the signal and provides the input to the fourth-order analog filter. The AMC1211-Q1 transmission channel is optimized to achieve the highest level of common-mode transient immunity (CMTI) and lowest level of radiated emissions caused by the high-frequency carrier and RX/TX buffer switching.




Figure 7-1. OOK-Based Modulation Scheme



7.3.3 Analog Output

The AMC1211-Q1 provides a differential analog output on the OUTP and OUTN pins. For input voltages of V_{IN} in the range from -0.1 V to +2 V, the device provides a linear response with a nominal gain of 1. For example, for an input voltage of 2 V, the differential output voltage ($V_{OUTP} - V_{OUTN}$) is 2 V. At zero input (IN shorted to GND1), both pins output the same common-mode output voltage V_{CMout} , as specified in the *Electrical Characteristics* table. For input voltages greater than 2 V but less than approximately 2.5 V, the differential output voltage continues to increase but with reduced linearity performance. The outputs saturate at a differential output voltage of $V_{CLIPout}$, as shown in Figure 7-2, if the input voltage exceeds the $V_{Clipping}$ value.




Figure 7-2. Output Behavior of the AMC1211-Q1

The AMC1211-Q1 output offers a fail-safe feature that simplifies diagnostics on a system level. Figure 7-2 shows the fail-safe mode, in which the AMC1211-Q1 outputs a negative differential output voltage that does not occur under normal operating conditions. The fail-safe output is active in three cases:

- When the high-side supply VDD1 of the AMC1211-Q1 device is missing
- When the high-side supply VDD1 falls below the undervoltage threshold VDD1_{UV}
- When the SHTDN pin is pulled high

Use the maximum $V_{FAILSAFE}$ voltage specified in the *Electrical Characteristics* table as a reference value for fail-safe detection on a system level.

7.4 Device Functional Modes

The AMC1211-Q1 is operational when the power supplies VDD1 and VDD2 are applied, as specified in the *Recommended Operating Conditions* table.



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The high input impedance, low input bias current, low AC and DC errors, and low temperature drift make the AMC1211-Q1 a high-performance solution for automotive applications where voltage sensing in the presence of high common-mode voltage levels is required.

8.2 Typical Application

Figure 8-1 shows an OBC that uses the AMC1211-Q1 to monitor the DC bus voltage that can be as high as 600 V. The DC bus voltage is divided down to an approximate 2-V level across the bottom resistor (RSNS) of a high-impedance resistive divider that is sensed by the AMC1211-Q1. The output of the AMC1211-Q1 is a differential analog output voltage of the same value as the input voltage but is galvanically isolated from the high-side by a basic isolation barrier.

The isolation barrier and high common-mode transient immunity (CMTI) of the AMC1211-Q1 ensure reliable and accurate operation in harsh and high-noise environments.




Figure 8-1. Using the AMC1211-Q1 for DC Bus Voltage Sensing in an OBC

8.2.1 Design Requirements

Table 8-1 lists the parameters for this typical application.

PARAMETER	VALUE							
DC bus voltage	600 V (maximum)							
High-side supply voltage	3.3 V or 5 V							
Low-side supply voltage	3.3 V or 5 V							
Maximum resistor operating voltage	100 V							
Voltage drop across the sense resistor (RSNS) for a linear response	2 V (maximum)							
Current through the resistive divider, I _{CROSS}	100 µA							



8.2.2 Detailed Design Procedure

The 100- μ A, cross-current requirement at the maximum DC bus voltage (600 V) determines that the total impedance of the resistive divider is 6 MΩ. The impedance of the resistive divider is dominated by the top portion (shown exemplary as RX1 and RX2 in Figure 8-1) and the voltage drop across RSNS can be neglected for a moment. The maximum allowed voltage drop per unit resistor is specified as 100 V; therefore, the minimum number of unit resistors in the top portion of the resistive divider is 600 V / 100 V = 6. The calculated unit value is 6 MΩ / 6 = 1 MΩ and matches a value from the E96 series.

RSNS is sized such that the voltage drop across the resistor at the maximum DC-bus voltage (600 V) equals the linear full-scale range input voltage (V_{FSR}) of the AMC1211-Q1, which is 2 V. The value of RSNS is calculated as RSNS = V_{FSR} / (V_{DC-Bus, max} - V_{FSR}) × R_{TOP}, where R_{TOP} is the total value of the top resistor string (6 × 1 M Ω = 6 M Ω). RSNS is calculated as 20.07 k Ω . The next closest, lower value from the E96 series is 20 k Ω .

 Table 8-2 summarizes the design of the resistive divider.

PARAMETER	VALUE
Unit resistor value, RX	1 ΜΩ
Number of unit resistors	6
Sense resistor value, RSNS	20 κΩ
Total resistance value	6.02 ΜΩ
Resulting current through resistive divider, I _{CROSS}	99.7 µA
Resulting full-scale voltage drop across sense resistor RSNS	1.993 V
Power dissipated in unit resistor RX	9.9 mW
Total power dissipated in resistive divider	59.8 mW

Table 8-2. Resistor Value Example



8.2.2.1 Input Filter Design

Placing an RC filter in front of the isolated amplifier improves signal-to-noise performance of the signal path. In practice, however, the impedance of the resistor divider is high and only a small-value filter capacitor can be used to not limit the signal bandwidth to an unacceptable low value. Design the input filter such that:

- The cutoff frequency of the filter is at least one order of magnitude lower than the sampling frequency (20 MHz) of the internal ΔΣ modulator
- The input bias current does not generate significant voltage drop across the DC impedance of the input filter

Most voltage-sensing applications use high-impedance resistor dividers in front of the isolated amplifier to scale down the input voltage. In this case, a single capacitor (as shown in Figure 8-2) is sufficient to filter the input signal.




Figure 8-2. Input Filter

8.2.2.2 Differential to Single-Ended Output Conversion

Figure 8-3 shows an example of a TLV900x-Q1-based signal conversion and filter circuit for systems using single-ended input ADCs to convert the analog output voltage into digital. With R1 = R2 = R3 = R4, the output voltage equals ($V_{OUTP} - V_{OUTN}$) + V_{REF} . Tailor the bandwidth of this filter stage to the bandwidth requirement of the system and use NP0-type capacitors for best performance. For most applications, R1 = R2 = R3 = R4 = 3.3 k Ω and C1 = C2 = 330 pF yields good performance.




Figure 8-3. Connecting the AMC1211-Q1 Output to a Single-Ended Input ADC

For more information on the general procedure to design the filtering and driving stages of SAR ADCs, see the 18-Bit, 1MSPS Data Acquisition Block (DAQ) Optimized for Lowest Distortion and Noise and 18-Bit Data Acquisition Block (DAQ) Optimized for Lowest Power reference guides, available for download at www.ti.com.



8.2.3 Application Curve

One important aspect of system design is the effective detection of an overvoltage condition to protect switching devices and passive components from damage. To power off the system quickly in the event of an overvoltage condition, a low delay caused by the isolated amplifier is required. Figure 8-4 shows the typical full-scale step response of the AMC1211-Q1.




Figure 8-4. Step Response of the AMC1211-Q1

8.3 Best Design Practices

Do not leave the analog input (IN pin) of the AMC1211-Q1 unconnected (floating) when the device is powered up on the high-side. If the device input is left floating, the bias current may generate a negative input voltage that exceeds the specified input voltage range, causing the output of the device to be invalid.

Do not connect protection diodes to the input (IN pin) of the AMC1211-Q1. Diode leakage current can introduce significant measurement error especially at high temperatures. The input pin is protected against high voltages by the ESD protection circuit and the high impedance of the external restive divider.

8.4 Power Supply Recommendations

In a typical application, the high-side (VDD1) of the AMC1211-Q1 is powered from an already existing, highside, ground-referenced, 3.3-V or 5-V power supply in the system. Alternatively, the high-side supply can be generated from the low-side supply (VDD2) by an isolated DC/DC converter. A low-cost solution is based on the push-pull driver SN6501-Q1 and a transformer that supports the desired isolation voltage ratings.

The AMC1211-Q1 does not require any specific power-up sequencing. The high-side power supply (VDD1) is decoupled with a low-ESR, 100-nF capacitor (C1) parallel to a low-ESR, 1- μ F capacitor (C2). The low-side power supply (VDD2) is equally decoupled with a low-ESR, 100-nF capacitor (C3) parallel to a low-ESR, 1- μ F capacitor (C4). Place all four capacitors (C1, C2, C3, and C4) as close to the device as possible. Figure 8-5 shows the proper decoupling layout for the AMC1211-Q1.






Figure 8-5. Decoupling of the AMC1211-Q1


Capacitors must provide adequate effective capacitance under the applicable DC bias conditions they experience in the application. Multilayer ceramic capacitors (MLCC) typically exhibit only a fraction of their nominal capacitance under real-world conditions and this factor must be taken into consideration when selecting these capacitors. This problem is especially acute in low-profile capacitors, in which the dielectric field strength is higher than in taller components. Reputable capacitor manufacturers provide capacitance versus DC bias curves that greatly simplify component selection.


8.5 Layout

8.5.1 Layout Guidelines

Figure 8-6 shows a layout recommendation with the critical placement of the decoupling capacitors (as close as possible to the AMC1211-Q1 supply pins) and placement of the other components required by the device. For best performance, place the sense resistor close to the device input pin (IN).

8.5.2 Layout Example







9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Isolation Glossary application note
- Texas Instruments, Semiconductor and IC Package Thermal Metrics application note
- Texas Instruments, ISO72x Digital Isolator Magnetic-Field Immunity application note
- Texas Instruments, TLV900x-Q1 Low-Power, RRIO, 1-MHz Automotive Operational Amplifier data sheet
- Texas Instruments, SN6501-Q1 Transformer Driver for Isolated Power Supplies data sheet
- Texas Instruments, AMC1311EVM Users Guide
- Texas Instruments, 18-Bit, 1-MSPS Data Acquisition Block (DAQ) Optimized for Lowest Distortion and Noise reference guide
- Texas Instruments, 18-Bit, 1-MSPS Data Acquisition Block (DAQ) Optimized for Lowest Power reference guide
- Texas Instruments, Isolated Amplifier Voltage Sensing Excel Calculator design tool

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
AMC1211AQDWVQ1	ACTIVE	SOIC	DWV	8	64	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	1211AQ1	Samples
AMC1211AQDWVRQ1	ACTIVE	SOIC	DWV	8	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	1211AQ1	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

11-Oct-2022



www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
AMC1211AQDWVRQ1	SOIC	DWV	8	1000	330.0	16.4	12.15	6.2	3.05	16.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

15-Nov-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
AMC1211AQDWVRQ1	SOIC	DWV	8	1000	356.0	356.0	35.0

TEXAS INSTRUMENTS

www.ti.com

15-Nov-2023

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
AMC1211AQDWVQ1	DWV	SOIC	8	64	505.46	13.94	4826	6.6

DWV0008A



SOIC - 2.8 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- Per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.




DWV0008A

EXAMPLE BOARD LAYOUT

SOIC - 2.8 mm max height

SOIC



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



EXAMPLE STENCIL DESIGN

DWV0008A

SOIC - 2.8 mm max height

SOIC



NOTES: (continued)



^{7.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

^{8.} Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated