





TEXAS INSTRUMENTS

SN65HVD20, SN65HVD21, SN65HVD22, SN65HVD23, SN65HVD24 SLLS552G – DECEMBER 2002 – REVISED SEPTEMBER 2022

SN65HVD2x Extended Common-Mode RS-485 Transceivers

1 Features

- Common-mode voltage range (–20 V to 25 V) more than doubles TIA/EIA-485 requirement
- Receiver equalization extends cable length, signaling rate (SN65HVD2[3,4])
- Reduced unit-load for up to 256 nodes
- Bus I/O protection to over 16-kV HBM
- Failsafe receiver for open-circuit, short-circuit, and idle-bus conditions
- Low standby supply current 1 µA (maximum)
- More than 100 mV receiver hysteresis

2 Applications

- Long cable solutions
 - Factory automation
 - Security networks
 - Building HVAC
- Severe electrical environments
 - Electrical power inverters
 - Industrial drives
 - Avionics

3 Description

The transceivers in the SN65HVD2x family offer performance far exceeding typical RS-485 devices. In addition to meeting all requirements of the TIA/EIA-485-A standard. The SN65HVD2x family operates over an extended range of common-mode voltages and has features such as high ESD protection, wide receiver hysteresis, and failsafe operation. This family of devices is designed for long-cable networks, and other applications where the environment is too harsh for ordinary transceivers.


These devices are designed for bidirectional data transmission on multipoint twisted-pair cables. Example applications are digital motor controllers, remote sensors and terminals, industrial process control, security stations, and environmental control systems.


These devices combine a 3-state differential driver and a differential receiver that operate from a single 5-V power supply. The driver differential outputs and the receiver differential inputs are connected internally to form a differential bus port that offers minimum loading to the bus. This port features an extended common-mode voltage range, making the device suitable for multipoint applications over long cable runs.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)			
SN65HVD2x	SOIC (8)	4.90 mm × 3.91 mm			
	PDIP (8)	9.81 mm × 6.35 mm			

(1) For all available packages, see the orderable addendum at the end of the data sheet.





SN65HVD2x Application Space

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.



Page

Table of Contents

1 Features	1
2 Applications	1
3 Description	1
4 Revision History	2
5 Description (continued)	4
6 Device Comparison	
7 Pin Configuration and Functions	
8 Specifications	6
8.1 Absolute Maximum Ratings	6
8.2 ESD Ratings	
8.3 Recommended Operating Conditions	
8.4 Thermal Information	8
8.5 Driver Electrical Characteristics	8
8.6 Receiver Electrical Characteristics	9
8.7 Driver Switching Characteristics	9
8.8 Receiver Switching Characteristics1	0
8.9 Receiver Equalization Characteristics1	
8.10 Power Dissipation1	
8.11 Typical Characteristics1	2
9 Parameter Measurement Information1	4

10 Detailed Description	18
10.1 Overview	
10.2 Functional Block Diagram	18
10.3 Feature Description.	
10.4 Device Functional Modes	
11 Application and Implementation	
11.1 Application Information	
11.2 Typical Application	
12 Power Supply Recommendations	
13 Layout	
13.1 Layout Guidelines	
13.2 Layout Example	
14 Device and Documentation Support	
14.1 Receiving Notification of Documentation Updates	
14.2 Support Resources	
14.3 Trademarks	
14.4 Electrostatic Discharge Caution	
14.5 Glossary	
15 Mechanical, Packaging, and Orderable	
Information	27

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Revision F (November 2016) to Revision G (August 2022)	Page
•	Deleted the Available Options table	4
	Changed the D (SOIC) values in the Thermal Information	

Changes from Revision E (May 2010) to Revision F (November 2016)

~	hanges from Revision D (April 2005) to Revision E (May 2010)	Page
•	Added maximum temperature value (150°C) to the Storage temperate, T _{stg} parameter	6
	Deleted Ordering Information table; see POA at the end of the data sheet	
	Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
	Implementation section, Power Supply Recommendations section, Layout section, Device and	
•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and	

-		
•	Replaced the Dissipation Rating table with the Thermal Information table	8
•	Changed I _O - Added test condition and values per device number (Driver Electrical Characteristics table	e)8
	Changed the Thermal Characteristics table to Power Dissipation table	
		21

CI	hanges from Revision C (September 2003) to Revision D (April 2005)	Page
•	Added Receiver output current, I _O to the <i>Absolute Maximum Ratings</i> table	6



SN65HVD20, SN65HVD21, SN65HVD22, SN65HVD23, SN65HVD24 SLLS552G – DECEMBER 2002 – REVISED SEPTEMBER 2022

Changes from Revision A (March 2003) to Revision B (June 2003)	Page
Added V _{IK} Typical Value of 0.75 V (Driver Electrical Characteristics table)	8
 Deleted V_{IT(F+)} – VCM = –20 V to 25 V Minimum value (Receiver Electrical Characteris) 	
Added the Receiver Equalization Characteristics table.	
• Added Figure 8-6, Figure 8-7, and Figure 8-8 to the Typical Characteristics	
• Changed A Input circuit in the Equivalent Input and Output Schematic Diagrams	
Changed the Integrated Receiver Equalization Using the SN65HVD23 section	
Changes from Revision * (December 2002) to Revision A (March 2003)	Page
 Changed t_{PZH}, t_{PHZ}, t_{PZI}, and t_{PLZ} - From a maximum value of 120 to include typical an 	d maximum values for
each entry (Receiver Switching Characteristics table)	

Copyright © 2022 Texas Instruments Incorporated



5 Description (continued)

The SN65HVD20 device provides high signaling rate (up to 25 Mbps) for interconnecting networks of up to 64 nodes.

The SN65HVD21 device allows up to 256 connected nodes at moderate data rates (up to 5 Mbps). The driver output slew rate is controlled to provide reliable switching with shaped transitions which reduce high-frequency noise emissions.

The SN65HVD22 device has controlled driver output slew rate for low radiated noise in emission-sensitive applications and for improved signal quality with long stubs. Up to 256 SN65HVD22 nodes can be connected at signaling rates up to 500 kbps.

The SN65HVD23 device implements receiver equalization technology for improved jitter performance on differential bus applications with data rates up to 25 Mbps at cable lengths up to 160 meters.

The SN65HVD24 device implements receiver equalization technology for improved jitter performance on differential bus applications with data rates from 1 Mbps to 10 Mbps at cable lengths up to 1000 meters.

The receivers include a failsafe circuit that provides a high-level output within 250 microseconds after loss of the input signal. The most common causes of signal loss are disconnected cables, shorted lines, or the absence of any active transmitters on the bus. This feature prevents noise from being received as valid data under these fault conditions. This feature may be used for Wired-OR bus signaling.

The SN65HVD2x devices are characterized for operation temperatures from –40°C to 85°C.

6 Device Comparison

PART NUMBERS	CABLE LENGTH AND SIGNALING RATE ⁽¹⁾	NODES	MARKING
SN65HVD20	Up to 50 m at 25 Mbps	Up to 64	D: VP20, P: 65HVD20
SN65HVD21	05HVD21 Up to 150 m at 5 Mbps (with slew rate limit)		D: VP21, P: 65HVD21
SN65HVD22	Up to1200 m at 500 kbps (with slew rate limit)	Up to 256	D: VP22, P: 65HVD22
SN65HVD23	Up to 160 m at 25 Mbps (with receiver equalization)	Up to 64	D: VP23, P: 65HVD23
SN65HVD24	Up to 500 m at 3 Mbps (with receiver equalization)	Up to 256	D: VP24, P: 65HVD24

Table 6-1. Product Selection Guide

(1) Distance and signaling rate predictions based upon Belden 3105A cable and 15% eye pattern jitter.



7 Pin Configuration and Functions




Figure 7-1. D or P Package, 8-Pin SOIC or PDIP (Top View)

Table 7-1. Pin Functions

PIN		I/O	DESCRIPTION	
NAME	NO.		DESCRIPTION	
A	6	Bus input and output	Driver output or receiver input (complementary to B)	
В	7	Bus input and output	Driver output or receiver input (complementary to A)	
D	4	Digital input	river data input	
DE	3	Digital input	river enable, active high	
GND	5	Reference potential	ocal device ground	
R	1	Digital output	Receive data output	
RE	2	Digital input	Receiver enable, active low	
VCC	8	Supply	4.5-V to 5.5-V supply	

8 Specifications

8.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

			MIN	MAX	UNIT
Supply voltage ⁽²⁾			-0.5	7	V
Voltage at any bus I/O terminal			-27	27	V
Voltage input, transient pulse	A, B	(through 100 Ω , see Figure 9-16)	-60	60	V
Voltage input	D, DE, RE		-0.5	V _{CC} + 0.5	V
Receiver output current			-10	10	mA
Continuous total power dissipation			er Dissipation atings		
Junction temperature, T _J			150	°C	
Storage temperature, T _{stg}				150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

8.2 ESD Ratings

				VALUE	UNIT	
V _(ESD) Electrostat			All pins except 5, 6, and 7	±5000		
	Electrostatic discharge		Pins 5, 6, and 7	±16000	N	
	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾		±1500	v	
		Machine Model (MM) ⁽³⁾		±200		

(1) Tested in accordance with JEDEC Standard 22, Test Method A114-A.

(2) Tested in accordance with JEDEC Standard 22, Test Method C101.

(3) Tested in accordance with JEDEC Standard 22, Test Method A115-A

8.3 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage		4.5	5	5.5	V
	Voltage at any bus I/O terminal	A, B	-20		25	V
V _{IH}	High-level input voltage				V _{CC}	V
VIL	Low-level input voltage	D, DE, RE	0		0.8	V
V _{ID}	Differential input voltage	A with respect to B	-25		25	V
Output current		Driver	-110		110	mA
	Output current	Receiver	-8		8	IIIA



8.3 Recommended Operating Conditions (continued)

				MIN	NOM	MAX	UNIT
			SN65HVD20		6	9	
		Driver enabled (DE at V_{CC}),	SN65HVD21		8	12	
	Receiver enabled (RE at 0 V), No load,	SN65HVD22		6	9		
		$V_{I} = 0 V \text{ or } V_{CC}$	SN65HVD23		7	11	
			SN65HVD24		10	14	
			SN65HVD20		5	8	
		Driver enabled (DE at V _{CC}),	SN65HVD21		7	11	
		Receiver disabled (RE at V _{CC}), No load,	SN65HVD22		5	8	mA
I _{CC}	Supply current	$V_{I} = 0 V \text{ or } V_{CC}$	SN65HVD23		5	9	
			SN65HVD24		8	12	
			SN65HVD20		4	7	
			SN65HVD21		5	8	
		Driver disabled (DE at 0 V), Receiver enabled (RE at 0 V), No load	SN65HVD22		4	7	
			SN65HVD23		4.5	9	
			SN65HVD24		5.5	10	
		Driver disabled (DE at 0 V), Receiver disabled (RE at V _{CC}) D open	All SN65HVD2x			1	μA
T _A	Operating free-air temperature	<u>(1)</u>		-40		85	°C
TJ	Junction temperature			-40		130	°C

(1) Maximum free-air temperature operation is allowed as long as the device recommended junction temperature is not exceeded.

8.4 Thermal Information

		SN65		
THERMAL METRIC ⁽¹⁾		D (SOIC)	P (PDIP)	UNIT
		8 PINS	8 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	110.7	52.5	°C/W
R _{0JC(top)}	Junction-to-case(top) thermal resistance	49.9	57.6	°C/W
R _{θJB}	Junction-to-board thermal resistance	56.7	38.6	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	6.0	19.1	°C/W
Ψјв	Junction-to-board characterization parameter	55.9	31.9	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

8.5 Driver Electrical Characteristics

over recommended operating conditions (unless otherwise noted).⁽¹⁾

	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT
V _{IK}	Input clamp voltage	I _I = -18 mA	I _I = -18 mA		0.75		V
Vo	Open-circuit output voltage	A or B, No load		0		V _{CC}	V
		No load (open circuit)		3.3	4.2	V _{CC}	
V _{OD(SS)}	Steady-state differential output voltage	$R_L = 54 \Omega$, See Figure 9-1		1.8	2.5		V
		With common-mode lo	ading, See Figure 9-2	1.8			
Δ V _{OD(SS)}	Change in steady-state differential output voltage between logic states	See Figure 9-1 and Figure 9-3		-0.1		0.1	V
V _{OC(SS)}	Steady-state common-mode output voltage	See Figure 9-1		2.1	2.5	2.9	V
$\Delta V_{OC(SS)}$	Change in steady-state common-mode output voltage, $V_{OC(H)} - V_{OC(L)}$	See Figure 9-1 and Figure 9-4		-0.1		0.1	V
V _{OC(PP)}	Peak-to-peak common-mode output voltage, $V_{OC(MAX)} - V_{OC(MIN)}$	$R_L = 54 \Omega$, $C_L = 50 pF$, See Figure 9-1 and Figure 9-4		0.35			V
V _{OD(RING)}	Differential output voltage over and under shoot	R_L = 54 Ω, C_L = 50 pF,	See Figure 9-5			10%	
lį –	Input current	D, DE		-100		100	μA
		$V_0 = -7 V$ to 12 V,	SN65HVD2[0,3]	-400		500	
	Output current with power off.	Other input = 0 V	SN65HVD2[1,2,4]	-100		125	
lo	High impedance state output current.	$V_0 = -20$ V to 25 V,	SN65HVD2[0,3]	-800		1000 µA	μA
		Other input = 0 V	SN65HVD2[1,2,4]	-200		250	
l _{os}	Short-circuit output current	$V_0 = -20$ V to 25 V, See Figure 9-9		-250		250	mA
C _{OD}	Differential output capacitance					20	pF

(1) All typical values are at V_{CC} = 5 V and 25°C.



8.6 Receiver Electrical Characteristics

over recommended operating conditions (unless otherwise noted)⁽¹⁾

	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT
V _{IT(+)}	Positive-going differential input voltage threshold	See Figure 0.10	V _O = 2.4 V, I _O = -8 mA		60	200	mV
V _{IT(-)}	Negative-going differential input voltage threshold	See Figure 9-10	V _O = 0.4 V, I _O = 8 mA	-200	-60		mv
V _{HYS}	Hysteresis voltage (V _{IT+} – V _{IT–})		·	100	130		mV
V	Positive-going differential input failsafe voltage	See Figure 0.15	VCM = -7 V to 12 V	40	120	200	
V _{IT(F+)}	threshold	See Figure 9-15	VCM = -20 V to 25 V		120	250	mV
V _{IT(F-)}	Negative-going differential input failsafe voltage	See Figure 9-15	VCM = -7 V to 12 V	-200	-120	-40	
	threshold		VCM = -20 V to 25 V	-250	-120		mV
V _{IK}	Input clamp voltage	I _I = -18 mA		-1.5			V
V _{OH}	High-level output voltage	V _{ID} = 200 mV, I _{OH} = -	V _{ID} = 200 mV, I _{OH} = -8 mA, See Figure 9-11				V
V _{OL}	Low-level output voltage	V _{ID} = -200 mV, I _{OL} = 8	3 mA, See Figure 9-11			0.4	V
		$V_1 = -7$ to 12 V,	SN65HVD2[0,3]	-400		500	
		Other input = 0 V	SN65HVD2[1,2,4]	-100		125	
I _{I(BUS)}	Bus input current (power on or power off)	$V_1 = -20$ to 25 V,	SN65HVD2[0,3]	-800		1000	μA
		Other input = 0 V	SN65HVD2[1,2,4]	-200		250	
I _I	Input current	RE		-100		100	μA
_		SN65HVD2[0,3] SN65HVD2[1,2,4]		24			
RI	Input resistance			96			kΩ
C _{ID}	Differential input capacitance	$V_{ID} = 0.5 + 0.4$ sine $(2\pi \times 1.5 \times 10^{6} t)$			20		pF

(1) All typical values are at $V_{CC} = 5 \text{ V}$ and 25°C .

8.7 Driver Switching Characteristics

over recommended operating conditions (unless otherwise noted)⁽¹⁾

	PARAMETER	TEST CO	ONDITIONS	MIN	TYP	MAX	UNIT
			SN65HVD2[0,3]	6	10	20	
t _{PLH} , t _{PHL}	Differential output propagation delay, low-to-high and high-to-low	$R_L = 54 \Omega, C_L = 50 pF,$ See Figure 9-3	SN65HVD2[1,4]	20	32	60	ns
			SN65HVD22	160	280	500	
			SN65HVD2[0,3]	2	6	12	
t _r , t _f	Differential output rise time and fall time	$R_L = 54 \Omega, C_L = 50 pF,$ See Figure 9-3	SN65HVD2[1,4]	20	40	60	ns
			SN65HVD22	175	400	600	
t _{PZH} , t _{PHZ}	Propagation delay time, high-impedance-to-high-level output and high-level output-to-high-impedance		SN65HVD2[0,3]			40	
		RE at 0 V, See Figure	SN65HVD2[1,4]			100	ns
			SN65HVD22			300	
	Propagation delay time, high-impedance-to-high-level output and	RE at 0 V, See Figure	SN65HVD2[0,3]			40	ns
t _{PZL} , t _{PLZ}			SN65HVD2[1,4]			100	
	high-level output-to-high-impedance		SN65HVD22			300	
t _{d(standby)}	Time from an active differential output to standby					2	μs
t _{d(wake)}	Wake-up time from standby to an active differential output	RE at V _{CC} , See Figure 9-8				8	μs
	Pulse skew t _{PLH} – t _{PHL}	SN65HVD2[0,3] SN65HVD2[1,4]				2	
t _{sk(p)}						6	ns
		SN65HVD22				50	

(1) All typical values are at V_{CC} = 5 V and 25°C



8.8 Receiver Switching Characteristics

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	Propagation delay time,		SN65HVD2[0,3]		16	35	ns
t _{PHL}	low-to-high level output and high-to low level output	See Figure 9-11	SN65HVD2[1,2,4]		25	50	
tr t _f	Receiver output rise time Receiver output fall time	See Figure 9-11			2	4	ns
t _{PZH}	Receiver output enable time to high level and	See Figure 9-12			90	120	ns
t _{PHZ}	disable time from high level	See Figure 9-12			16	35	115
t _{PZL}	Receiver output enable time to low level and	See Figure 9-13			90	120	ns
t _{PLZ}	disable time from low level				16	35	115
t _{r(standby)}	Time from an active receiver output to standby	See Figure 9-14, DE at	t 0 V			2	μs
t _{r(wake)}	Wake-up time from standby to an active receiver output	See Figure 9-14, DE at 0 V				8	μs
t _{sk(p)}	Pulse skew t _{PLH} – t _{PHL}					5	ns
t _{p(set)}	Delay time, bus fail to failsafe set	See Figure 9-15, pulse rate = 1 kHz			250	350	μs
t _{p(reset)}	Delay time, bus recovery to failsafe reset	See Figure 9-15, pulse rate = 1 kHz			50		ns

8.9 Receiver Equalization Characteristics

over recommended operating conditions (unless otherwise noted)^{(1) (2)}

	PARAMETER	TEST	CONDITION	IS		TYP	UNIT
				0 m	SN65HVD23	2	ns
				100 m	SN65HVD20	6	ns
				100 111	SN65HVD23	3	115
		25	25 Mbps	25 Mbps 150 m	SN65HVD20	15	ns
			130 11	150 11	SN65HVD23	4	115
				200 m SN65HVD20 SN65HVD23 SN65HVD20 SN65HVD20	SN65HVD20	27	ns
		_			SN65HVD23	8	115
			200 m		22	ns	
				200 111	SN65HVD23	8	115
	Peak-to-peak eye-pattern jitter	Peudo-random NRZ code with a bit pattern length of $2^{16} - 1$, Beldon 3105A cable, See Figure 10-2	10 Mbps	250 m	SN65HVD20	34	ns
t _{j(pp)}			Dock to pook ove pettern litter		250 11	SN65HVD23	15
				300 m	SN65HVD20	49	ns ns
					SN65HVD23	27	
		-	5 Mhna	500 m	SN65HVD21	128	
			5 Mbps	500 11	SN65HVD24	18	
					SN65HVD20	93	
			2 Mbpo	500 m	SN65HVD21	103	ns
			3 Mbps	500 m	SN65HVD23	90	115
					SN65HVD24	16	
			1 Mbps	1000 m	SN65HVD21	216	ns
				1000 m	SN65HVD24	62	115

(1) The SN65HVD20 and SN65HVD21 do not have receiver equalization, but are specified for comparison.

(2) All typical values are at $V_{CC} = 5$ V, and temperature = 25°C.




8.10 Power Dissipation

	PARAMETERS		TEST CONDITIONS		VALUE	UNIT		
				SN65HVD20: 25 Mbps	295			
				$V_{CC} = 5 V, T_J = 25^{\circ}C,$ $B_{L} = 54 Q, C_{L} = 50 pF (driver)$	$V_{CC} = 5 V, T_J = 25 C,$ $R_I = 54 \Omega, C_I = 50 \text{ pF (driver)},$	SN65HVD21: 5 Mbps	260]
	Typical $C_{L} = 15 \text{ pF}$ (receiver),	SN65HVD22: 500 kbps	233	mW				
		50% Duty cycle square-wave signal, Driver and receiver enabled	SN65HVD23: 25 Mbps	302				
	Device never dissinction			SN65HVD24: 5 Mbps	267			
PD	Device power dissipation		$V_{CC} = 5.5 V, T_J = 125^{\circ}C,$ $R_{V} = 54 Q, C_{V} = 50 pE$	SN65HVD20: 25 Mbps	408			
				SN65HVD21: 5 Mbps	342			
		Worst case	$C_{L} = 15 \text{ pF}$ (receiver),	SN65HVD22: 500 kbps	300	mW		
		Gueo	50% Duty cycle square-wave signal, Driver and receiver enabled	SN65HVD23: 25 Mbps	417			
			SN65HVD24: 5 Mbps	352				
T _{SD}	Thermal shut down junction temperature			•	170	°C		




8.11 Typical Characteristics





8.11 Typical Characteristics (continued)





9 Parameter Measurement Information

Note

Test load capacitance includes probe and jig capacitance (unless otherwise specified). Signal generator characteristics: rise and fall time < 6 ns, pulse rate 100 kHz, 50% duty cycle, $Z_0 = 50 \Omega$ (unless otherwise specified).




Figure 9-1. Driver Test Circuit, V_{OD} and V_{OC} Without Common-Mode Loading




Figure 9-2. Driver Test Circuit, V_{OD} With Common-Mode Loading




Figure 9-3. Driver Switching Test Circuit and Waveforms





Figure 9-4. Driver V_{OC} Test Circuit and Waveforms





 $V_{OD(RING)}$ is measured at four points on the output waveform, corresponding to overshoot and undershoot from the $V_{OD(H)}$ and $V_{OD(L)}$ steady state values.

Figure 9-5. V_{OD(RING)} Waveform and Definitions






Figure 9-6. Driver Enable and Disable Test, High Output

























Figure 9-11. Receiver Switching Test Circuit and Waveforms





Figure 9-12. Receiver Enable Test Circuit and Waveforms, Data Output High










Figure 9-14. Receiver Standby and Wake Test Circuit and Waveforms





Figure 9-15. Receiver Active Failsafe Definitions and Waveforms








10 Detailed Description

10.1 Overview

The SN65HVD2x family of devices are RS-485 compliant half-duplex transceivers designed for communication rates up to 500 kbps (SN65HVD22), 3 Mbps (SN65HVD24), 5 Mbps (SN65HVD21), or 25 Mpbs (SN65HVD20 and SN65HVD23). The devices feature extended common-mode range support, which provides immunity to larger ground potential differences that can occur between nodes that communicate over longer distances. The SN65HVD23 and the SN65HVD24 devices feature receiver equalization, which reduces the amount of data-dependent jitter that is introduced by the high-frequency losses associated with long cables.

10.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

10.3 Feature Description

The SN65HVD2x family of devices integrates a differential receiver and differential driver with additional features for improved performance in electrically-noisy, long-cable, or other fault-intolerant applications.

The receiver hysteresis (typically 130 mV) is much larger than found in typical RS-485 transceivers. This helps reject spurious noise signals which would otherwise cause false changes in the receiver output state.

Slew rate limiting on the driver outputs (SN65HVD2[1,2,4]) reduces the high-frequency content of signal edges. This decreases reflections from bus discontinuities, and allows longer stub lengths between nodes and the main bus line. Designers must consider the maximum signaling rate and cable length required for a specific application, and choose the transceiver best matching those requirements.

When DE is low, the differential driver is disabled, and the A and B outputs are in high-impedance states. When DE is high, the differential driver is enabled, and drives the A and B outputs according to the state of the D inputs.

When \overline{RE} is high, the differential receiver output buffer is disabled, and the R output is in a high-impedance state. When \overline{RE} is low, the differential receiver is enabled, and the R output reflects the state of the differential bus inputs on the A and B pins.



If both the driver and receiver are disabled, (DE low and \overline{RE} high) then all nonessential circuitry, including auxiliary functions such as failsafe and receiver equalization is placed in a low-power standby state. This reduces power consumption to less than 5 μ W. When either enable input is asserted, the circuitry again becomes active.

In addition to the primary differential receiver, these devices incorporate a set of comparators and logic to implement an active receiver failsafe feature. These components determine whether the differential bus signal is valid. Whenever the differential signal is close to zero volts (neither high nor low), a timer initiates, If the differential input remains within the transition range for more than $250 \ \mu$ s, the timer expires and set the receiver output to the high state. If a valid bus input (high or low) is received at any time, the receiver output reflects the valid bus state, and the timer is reset.




Figure 10-1. SN65HVD22 Receiver Operation With 20-V Offset on Input Signal

$H(s) = k_0 \left[(1-k_1) + \frac{k_1 p_1}{(s+p_1)} \right] \left[(1-k_2) + \frac{k_2 p_2}{(s+p_2)} \right] \left[(1-k_3) + \frac{k_3 p_3}{(s+p_3)} \right]$	k0 (DC loss)	p1 (MHz)	k1	p2 (MHz)	k2	p3 (MHz)	k3
Similar to 160m of Belden 3105A	0.95	0.25	0.3	3.5	0.5	15	1
Similar to 250m of Belden 3105A	0.9	0.25	0.4	3.5	0.7	12	1
Similar to 500m of Belden 3105A	0.8	0.25	0.6	2.2	1	8	1
Similar to 1000m of Belden 3105A	0.6	0.3	1	3	1	6	1



Figure 10-2. Cable Attenuation Model for Jitter Measurements



10.4 Device Functional Modes

The driver and receiver behavior for different input conditions are shown in Table 10-1 and Table 10-2, respectively.

		ENABLE		PUTS
DEVICE	D	DE	Α	В
	Н	Н	Н	L
	L	Н	L	Н
SN65HVD2[0,1,2]	Х	L	Z	Z
	Х	OPEN	Z	Z
	OPEN	Н	Н	L
	Н	Н	Н	L
	L	Н	L	Н
SN65HVD2[3,4]	Х	L	Z	Z
	Х	OPEN	Z	Z
	OPEN	Н	L	Н

Table 10-1. Driver Function Table⁽¹⁾

(1) Legend: H = high level, L = low level, X = don't care, Z = high impedance (off), ? = indeterminate

Table 10-2. Receiver Function Table								
DIFFERENTIAL INPUT $V_{ID} = (V_A - V_B)$	ENABLE RE	OUTPUT R						
0.2 V ≤ V _{ID}	L	Н						
–0.2 V < V _{ID} < 0.2 V	L	H ⁽²⁾						
V _{ID} ≤ -0.2 V	L	L						
х	Н	Z						
x	OPEN	Z						
Open circuit	L	Н						
Short Circuit	L	Н						
Idle (terminated) bus	L	Н						

Table 10-2. Receiver Function Table⁽¹⁾

(1) H = high level, L = low level, Z = high impedance (off)

(2) If the differential input V_{ID} remains within the transition range for more than 250 µs, the integrated failsafe circuitry detects a bus fault, and set the receiver output to a high state. See Figure 9-15.




Figure 10-3. Logic Diagram



10.4.1 Test Mode Driver Disable

If the input signal to the D pin is such that:

- 1. the signal has signaling rate above 4 Mbps (for the SN65HVD21 and SN65HVD24),
- 2. the signal has signaling rate above 6 Mbps (for the SN65HVD20 and SN65HVD23),
- 3. the signal has average amplitude from 1.2 V to 1.6 V (1.4 V ± 200 mV), or
- 4. the average signal amplitude remains in this range for 100 µs or longer,

then the driver may activate a test-mode during which the driver outputs are temporarily disabled. This can cause loss of transmission of data during the period that the device is in the test-mode. The driver is re-enabled and resumes normal operation whenever the above conditions are not true. The device is not damaged by this test mode.

Although rare, there are combinations of specific voltage levels and input data patterns within the operating conditions of the SN65HVD2x family which may lead to a temporary state where the driver outputs are disabled for a period of time.

Observations:

- The conditions for inadvertently entering the test mode are dependent on the levels, duration, and duty cycle
 of the logic signal input to the D pin. Operating input levels are specified as greater than 2 V for a logic HIGH
 input, and less than 0.8 V for a logic LOW input. Therefore, a valid steady-state logic input does not cause
 the device to activate the test mode
- 2. Only input signals with frequency content above 2 MHz (4 Mbps) have a possibility of activating the test mode. Therefore, this issue should not affect the normal operation of the SN65HVD22 (500 kbps).
- For operating signaling rates of 4 Mbps (or above), the conditions stated above must remain true over a period of: 4 Mbps ×100 μs = 400 bits. Therefore, a normal short message does not inadvertently activate the test model.
- 4. One example of an input signal which may cause the test mode to activate is a clock signal with frequency 3 MHz and 50% duty cycle (symmetric HIGH and LOW half-cycles) with logic HIGH levels of 2.4 V and logic LOW levels of 0.4 V. This signal applied to the D pin as a driver input would meet the criteria listed above, and may cause the test-mode to activate, which would disable the driver. This example situation may occur if the clock signal is generated from a microcontroller or logic chip with a 2.7-V supply.



10.4.2 Equivalent Input and Output Schematic Diagrams






Table 10-5. Input and Output Resistor values								
DEVICE	R1, R2	R3						
SN65HVD2[0,3]	9 kΩ	45 kΩ						
SN65HVD2[1,2,4]	36 kΩ	180 kΩ						



11 Application and Implementation

Note


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

11.1 Application Information

The SN65HVD2x devices are half-duplex RS-485 transceivers that can be used for bidirectional, multipoint communication at various data rates over differential transmission lines. These devices support a wide commonmode range, allowing for robust communication even in the presence of voltage differences between the reference potentials of different nodes on a network.

11.2 Typical Application

Figure 11-1 shows a typical RS-485 application. Transceivers of different nodes are connected to one another over a shared bus. Twisted-pair cabling with a controlled differential impedance is used, and termination resistances are placed at the two ends of the cable to match the transmission line impedance and minimize signal reflections.



Copyright © 2016, Texas Instruments Incorporated

Figure 11-1. Half-Duplex Transceiver Configurations

11.2.1 Design Requirements

As the distances between nodes in an RS-485 network become greater and greater, it becomes more of a challenge to ensure reliable communication. The increased distance often means that the reference (ground) potentials has more of a difference between nodes. These ground potential differences give rise to differences in the common-mode voltages seen by the various transceivers on the bus. Standard RS-485 transceivers are typically specified to operate over a common-mode voltage from -7 V to 12 V, which may be insufficient for larger distances. The SN65HVD2x family of devices extends this range to -20 V to 25 V, allowing for greater communication distances between nodes.

Increased cable lengths can lead to increased jitter, especially in links operating at high data rates. This increased jitter is due to the attenuation of the cable, which tends to increase with frequency. Having unequal loss between higher and lower frequencies causes the RS-485 signal to distort, adding some timing deviation (jitter) to the edge crossings of the RS-485 data. If the jitter amplitude exceeds the jitter tolerance of the receiving MCU or UART, then bit errors are likely to result in the link. However, jitter can be reduced for a given link through the use of receiver equalization.

11.2.2 Detailed Design Procedure

11.2.2.1 Noise Considerations for Equalized Receivers

The simplest way of overcoming the effects of cable losses is to increase the sensitivity of the receiver. If the maximum attenuation of frequencies of interest is 20 dB, increasing the receiver gain by a factor of ten compensates for the cable. However, this means that signal and noise are amplified. Therefore, the receiver with



higher gain is more sensitive to noise and it is important to minimize differential noise coupling to the equalized receiver.

Differential noise is crated when conducted or radiated noise energy generates more voltage on one line of the differential pair than the other. For this to occur from conducted or electric far-field noise, the impedance to ground of the lines must differ.

For noise frequency out to 50 MHz, the input traces can be treated as a lumped capacitance if the receiver is approximately 10 inches or less from the connector. Therefore, matching impedance of the lines is accomplished by matching the lumped capacitance of each.

The primary factors that affect the capacitance of a trace are in length, thickness, width, dielectric material, distance from the signal return path, stray capacitance, and proximity to other conductors. It is difficult to match each of the variables for each line of the differential pair exactly, but a reasonable effort to do so keeps the lines balanced and less susceptible to differential noise coupling.

Another source of differential noise is from near-field coupling. In this situation, an assumption of equal noisesource impedance cannot be made as in the far-field. Familiarly known as crosstalk, more energy from a nearby signal is coupled to one line of the differential pair. Minimization of this differential noise is accomplished by keeping the signal pair close together and physical separation from high-voltage, high-current, or high-frequency signals.

In summary, follow these guidelines in board layout for keeping differential noise to a minimum.

- Keep the differential input traces short.
- Match the length, physical dimensions, and routing of each line of the pair.
- Keep the lines close together.
- Match components connected to each line.
- Separate the inputs from high-voltage, high-frequency, or high-current signals.


11.2.3 Application Curves

Figure 11-2 illustrates the benefits of integrated receiver equalization as implemented in the SN65HVD23 transceiver. In this test setup, a differential signal generator applied a signal voltage at one end of the cable, which was Belden 3105A twisted-pair shielded cable. The test signal was a pseudo-random bit stream (PRBS) of nonreturn-to-zero (NRZ) data. Channel 1 (top) shows the eye-pattern of the differential voltage at the receiver inputs (after the cable attenuation). Channel 2 (bottom) shows the output of the receiver.

Figure 11-3 illustrates the benefits of integrated receiver equalization as implemented in the SN65HVD24 transceiver. In this test setup, a differential signal generator applied a signal voltage at one end of the cable, which was Belden 3105A twisted-pair shielded cable. The test signal was a pseudo-random bit stream (PRBS) of nonreturn-to-zero (NRZ) data. Channel 1 (top) shows the eye-pattern of the bit stream. Channel 2 (middle) shows the eye-pattern of the differential voltage at the receiver inputs (after the cable attenuation). Channel 3 (bottom) shows the output of the receiver.



SN65HVD20, SN65HVD21, SN65HVD22, SN65HVD23, SN65HVD24 SLLS552G – DECEMBER 2002 – REVISED SEPTEMBER 2022



12 Power Supply Recommendations

To ensure reliable operation at all data rates and supply voltages, each supply must be decoupled with a 100-nF ceramic capacitor placed as close to the supply pins as possible. This helps to reduce supply voltage ripple present on the outputs of switched-mode power supplies and also helps to compensate for the resistance and inductance of the PCB power planes.



13 Layout

13.1 Layout Guidelines

In addition to the guidelines on differential trace matching given in *Section 11.2.2*, the layout guidelines below must be followed:

- Route power and ground nets as planes rather than traces, and keep their widths as large as possible to minimize resistance and inductance while maximizing parasitic capacitance.
- If external components (like transient voltage suppression diodes) are used for transient protection, place them close to the connector port and within the path of the signal lines. Make sure component capacitances are small enough not to impact the RS-485 signaling at the chosen data rate.
- Small-valued series pulse-proof resistances can be used to provide additional immunity to transients. This
 is needed to limit input currents if the clamping voltages of external transient protection devices exceed the
 absolute maximum ratings of the transceiver. These resistances must be less than 10 Ω so that the RS-485
 signal is not overly attenuated.

13.2 Layout Example




Figure 13-1. SN65HVD2x Layout Example



14 Device and Documentation Support

14.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

14.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

14.3 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

14.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

14.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

15 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	(1)		J			(2)	(6)	(0)		(4/6)	
SN65HVD20DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP20	Samples
SN65HVD21DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP21	Samples
SN65HVD22DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP22	Samples
SN65HVD22DRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP22	Samples
SN65HVD22P	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	65HVD22	Samples
SN65HVD23DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP23	Samples
SN65HVD24DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP24	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



www.ti.com

PACKAGE OPTION ADDENDUM

18-Nov-2023

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nomina	l											
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65HVD20DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD21DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD22DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD23DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD24DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

5-Oct-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65HVD20DR	SOIC	D	8	2500	367.0	367.0	35.0
SN65HVD21DR	SOIC	D	8	2500	367.0	367.0	35.0
SN65HVD22DR	SOIC	D	8	2500	367.0	367.0	35.0
SN65HVD23DR	SOIC	D	8	2500	367.0	367.0	35.0
SN65HVD24DR	SOIC	D	8	2500	367.0	367.0	35.0

TEXAS INSTRUMENTS

www.ti.com

5-Oct-2023

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN65HVD20P	Р	PDIP	8	50	506	13.97	11230	4.32
SN65HVD21P	Р	PDIP	8	50	506	13.97	11230	4.32
SN65HVD22P	Р	PDIP	8	50	506	13.97	11230	4.32
SN65HVD23P	Р	PDIP	8	50	506	13.97	11230	4.32

D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



P(R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated