MAX3223 3-V TO 5.5-V MULTICHANNEL RS-232 LINE DRIVER/RECEIVER WITH ±15-kV ESD PROTECTION

ROUT2 10

SLLS409K - JANUARY 2000 - REVISED MARCH 2004

11 INVALID

- RS-232 Bus-Pin ESD Protection Exceeds ±15 kV Using Human-Body Model (HBM)
- Meets or Exceeds the Requirements of TIA/EIA-232-F and ITU v.28 Standards
- Operates With 3-V to 5.5-V V_{CC} Supply
- Operates Up To 250 kbit/s
- Two Drivers and Two Receivers
- Low Standby Current . . . 1 μA Typical
- External Capacitors . . . 4 × 0.1 μF
- Accepts 5-V Logic Input With 3.3-V Supply
- Alternative High-Speed Pin-Compatible Device (1 Mbit/s)
 - SNx5C3223
- Applications
 - Battery-Powered Systems, PDAs, Notebooks, Laptops, Palmtop PCs, and Hand-Held Equipment

DB, DW, OR PW PACKAGE (TOP VIEW) ĒΝ 20 FORCEOFF 19 V_{CC} C1+ 2 V+[] 3 18 **∏** GND C1−∏4 17 DOUT1 C2+∏5 16 RIN1 15 ROUT1 C2-[] 6 V-**∏** 7 14 | FORCEON 13 DIN1 DOUT2 1 8 RIN2 ¶9 12 DIN2

description/ordering information

The MAX3223 consists of two line drivers, two line receivers, and a dual charge-pump circuit with ± 15 -kV ESD protection pin to pin (serial-port connection pins, including GND). The device meets the requirements of TIA/EIA-232-F and provides the electrical interface between an asynchronous communication controller and the serial-port connector. The charge pump and four small external capacitors allow operation from a single 3-V to 5.5-V supply. The device operates at data signaling rates up to 250 kbit/s and a maximum of 30-V/ μ s driver output slew rate.

ORDERING INFORMATION

TA	PACKAGET		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	COIC (DW)	Tube of 25	MAX3223CDW	MAYAAAA
	SOIC (DW)	Reel of 2000	MAX3223CDWR	MAX3223C
−0°C to 70°C	CCOD (DD)	Tube of 70	MAX3223CDB	MA2222
-0°C to 70°C	SSOP (DB)	Reel of 2000	MAX3223CDBR	MA3223C
	T0000 (DIA)	Tube of 70	MAX3223CPW	MA 00000
	TSSOP (PW)	Reel of 2000	MAX3223CPWR	MA3223C
	COIC (DW)	Tube of 25	MAX3223IDW	MAYAAAA
	SOIC (DW)	Reel of 2000	MAX3223IDWR	MAX3223I
4000 +- 0500	CCOD (DD)	Tube of 70	MAX3223IDB	MDaggal
–40°C to 85°C	SSOP (DB)	Reel of 2000	MAX3223IDBR	MB3223I
	TCCOD (DM)	Tube of 70	MAX3223IPW	MDaggal
	TSSOP (PW)	Reel of 2000	MAX3223IPWR	MB3223I

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



3-V TO 5.5-V MULTICHANNEL RS-232 LINE DRIVER/RECEIVER WITH ±15-kV ESD PROTECTION

SLLS409K - JANUARY 2000 - REVISED MARCH 2004

description/ordering information (continued)

Flexible control options for power management are available when the serial port is inactive. The auto-powerdown feature functions when FORCEON is low and FORCEOFF is high. During this mode of operation, if the device does not sense a valid RS-232 signal, the driver outputs are disabled. If FORCEOFF is set low and EN is high, both drivers and receivers are shut off, and the supply current is reduced to 1 uA. Disconnecting the serial port or turning off the peripheral drivers causes auto-powerdown to occur. Auto-powerdown can be disabled when FORCEON and FORCEOFF are high. With auto-powerdown enabled, the device is activated automatically when a valid signal is applied to any receiver input. The INVALID output is used to notify the user if an RS-232 signal is present at any receiver input. INVALID is high (valid data) if any receiver input voltage is greater than 2.7 V or less than -2.7 V, or has been between -0.3 V and 0.3 V for less than 30 μs. INVALID is low (invalid data) if the receiver input voltage is between -0.3 V and 0.3 V for more than 30 us. Refer to Figure 4 for receiver input levels.

Function Tables

EACH DRIVER

		INPUTS		OUTPUT	
DIN	FORCEON	FORCEOFF	VALID RIN RS-232 LEVEL	DOUT	DRIVER STATUS
Х	Χ	L	Х	Z	Powered off
L	Н	Н	Х	Н	Normal operation with
Н	Н	Н	X	L	auto-powerdown disabled
L	L	Н	Yes	Н	Normal operation with
Н	L	Н	Yes	L	auto-powerdown enabled
L	L	Н	No	Z	Powered off by
Н	L	Н	No	Z	auto-powerdown feature

H = high level, L = low level, X = irrelevant, Z = high impedance


EACH RECEIVER

	INP	OUTPUT	
RIN	EN	VALID RIN RS-232 LEVEL	ROUT
L	L	Х	Н
Н	L	X	L
Х	Н	X	Z
Open	L	No	Н

H = high level, L = low level, X = irrelevant. Z = high impedance (off), Open = inputdisconnected or connected driver off



logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} (see Note 1)	
Positive output supply voltage range, V+ (see Note 1)	–0.3 V to 7 V
Negative output supply voltage range, V– (see Note 1)	0.3 V to –7 V
Supply voltage difference, V+ – V– (see Note 1)	
Input voltage range, V _I : Driver, FORCEOFF, FORCEON, EN	0.3 V to 6 V
Receiver	–25 V to 25 V
Output voltage range, VO: Driver	
Receiver, INVALID	$-0.3 \text{ V to V}_{CC} + 0.3 \text{ V}$
Package thermal impedance, θ _{JA} (see Notes 2 and 3): DB package	
DW package	58°C/W
PW package	83°C/W
Operating virtual junction temperature, T _J	150°C
Storage temperature range, T _{stq}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltages are with respect to network GND.
 - 2. Maximum power dissipation is a function of $T_J(max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability.
 - 3. The package thermal impedance is calculated in accordance with JESD 51-7.



MAX3223

3-V TO 5.5-V MULTICHANNEL RS-232 LINE DRIVER/RECEIVER WITH ±15-kV ESD PROTECTION

SLLS409K - JANUARY 2000 - REVISED MARCH 2004

recommended operating conditions (see Note 4 and Figure 6)

				MIN	NOM	MAX	UNIT
	Supply voltage		V _{CC} = 3.3 V	3	3.3	3.6	V
			V _{CC} = 5 V	4.5	5	5.5	V
V	Driver and control high level input voltage	DIN, EN, FORCEOFF,	$V_{CC} = 3.3 \text{ V}$	2			V
VIH	Driver and control high-level input voltage	FORCEON $V_{CC} = 5$	V _{CC} = 5 V	2.4			V
V_{IL}	Driver and control low-level input voltage	DIN, EN, FORCEOFF, FORCE	ON			0.8	V
17.	Driver and control input voltage	DIN, EN, FORCEOFF, FORCE	ON	0		5.5	V
Receiver input voltage			-25		25	V	
т.	T _A Operating free-air temperature		MAX3223C	0		70	°C
TA	Operating nee-air temperature		MAX3223I	-40		85	C

NOTE 4: Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 $V \pm 0.3$ V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 $V \pm 0.5$ V.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 4 and Figure 6)

	PARAME	TER	TES	T CONDITIONS	MIN	TYP†	MAX	UNIT
II	Input leakage current	EN, FORCEOFF, FORCEON				±0.01	±1	μΑ
		Auto-powerdown disabled		No load, FORCEOFF and FORCEON at V _{CC}		0.3	1	mA
ICC	Supply current	Powered off	$V_{CC} = 3.3 \text{ V or 5 V},$ $T_{A} = 25^{\circ}\text{C}$	No load, FORCEOFF at GND		1	10	
		Auto-powerdown enabled	14 - 20 0	No load, FORCEOFF at V _{CC} , FORCEON at GND, All RIN are open or grounded		1	10	μΑ

† All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C. NOTE 4: Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V \pm 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V \pm 0.5 V.



SLLS409K - JANUARY 2000 - REVISED MARCH 2004

DRIVER SECTION

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 4 and Figure 6)

	PARAMETER	TES	T CONDITIONS	MIN	TYP†	MAX	UNIT
Vон	High-level output voltage	DOUT at $R_L = 3 \text{ k}\Omega$ to GN	D	5	5.4		V
VOL	Low-level output voltage	DOUT at R _L = 3 k Ω to GND		-5	-5.4		٧
lн	High-level input current	VI = VCC			±0.01	±1	μΑ
Ι _Ι L	Low-level input current	V _I at GND			±0.01	±1	μΑ
	Object since it and and account t	V _{CC} = 3.6 V,	VO = 0 V		±35	±60	A
los	Short-circuit output current‡	V _{CC} = 5.5 V,	VO = 0 V		±35	±60	mA
r _O	Output resistance	V_{CC} , V+, and V- = 0 V,	$V_O = \pm 2 V$	300	10M		Ω
	Outrout lealings assument	FORCEOFF = GND	$V_O = \pm 12 \text{ V}, V_{CC} = 3 \text{ V to } 3.6 \text{ V}$			±25	^
loff	Output leakage current	FORCEOFF = GND	$V_O = \pm 10 \text{ V}, V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$			±25	μA

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$ or $V_{CC} = 5 \text{ V}$, and $T_A = 25^{\circ}\text{C}$.

NOTE 4: Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V ± 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V ± 0.5 V.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 4 and Figure 6)

	PARAMETER	TEST CONDITIONS MIN TYP [†] MAX				UNIT	
	Maximum data rate	C _L = 1000 pF, One DOUT switching,	$R_L = 3 kΩ$, See Figure 1	250			kbit/s
t _{sk(p)}	Pulse skew§	C _L = 150 pF to 2500 pF, See Figure 2	$R_L = 3 \text{ k}\Omega \text{ to } 7 \text{ k}\Omega,$		100		ns
SR(tr)	Slew rate, transition region	V _{CC} = 3.3 V,	C _L = 150 pF to 1000 pF	6		30	V/µs
SK(II)	(See Figure 1)	V_{CC} = 3.3 V, R _L = 3 kΩ to 7 kΩ	C _L = 150 pF to 2500 pF	4		30	ν/μδ

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$ or $V_{CC} = 5 \text{ V}$, and $T_A = 25^{\circ}\text{C}$.

NOTE 4: Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V ± 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V ± 0.5 V.



^{\$}Short-circuit durations should be controlled to prevent exceeding the device absolute power-dissipation ratings, and not more than one output should be shorted at a time.

[§] Pulse skew is defined as |tpLH - tpHL| of each channel of the same device.

SLLS409K - JANUARY 2000 - REVISED MARCH 2004

RECEIVER SECTION

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 4 and Figure 6)

	PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
Vон	High-level output voltage	$I_{OH} = -1 \text{ mA}$	V _{CC} -0.6	V _{CC} -0.1		V
VOL	Low-level output voltage	I _{OL} = 1.6 mA			0.4	V
\/-	Decisive weign inner the weekeld value	VCC = 3.3 V		1.6	2.4	V
V _{IT+}	Positive-going input threshold voltage	V _{CC} = 5 V		1.9	2.4	٧
\/_	No notive point input through old valte as	V _{CC} = 3.3 V	0.6	1.1		.,
V _{IT} –	Negative-going input threshold voltage	V _{CC} = 5 V	0.8	1.4		٧
V _{hys}	Input hysteresis (V _{IT+} - V _{IT-})			0.5		V
l _{off}	Output leakage current	EN = V _{CC}		±0.05	±10	μΑ
rį	Input resistance	$V_I = \pm 3 \text{ V to } \pm 25 \text{ V}$	3	5	7	kΩ

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$ or $V_{CC} = 5 \text{ V}$, and $T_A = 25^{\circ}C$.

NOTE 4: Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V \pm 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V \pm 0.5 V.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 4)

PARAMETER		TEST C	TEST CONDITIONS		MAX	UNIT
tPLH	Propagation delay time, low- to high-level output	C _L = 150 pF,	See Figure 3	150		ns
tPHL	Propagation delay time, high- to low-level output	C _L = 150 pF,	See Figure 3	150		ns
t _{en}	Output enable time	C _L = 150 pF, See Figure 4	$R_L = 3 k\Omega$,	200		ns
t _{dis}	Output disable time	C _L = 150 pF, See Figure 4	$R_L = 3 k\Omega$,	200		ns
t _{sk(p)}	Pulse skew [‡]	See Figure 3		50		ns

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$ or $V_{CC} = 5 \text{ V}$, and $T_A = 25^{\circ}\text{C}$.

NOTE 4: Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V \pm 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V \pm 0.5 V.



[‡] Pulse skew is defined as |tpLH - tpHL| of each channel of the same device.

AUTO-POWERDOWN SECTION

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5)


PARAMETER		TEST CO	ONDITIONS	MIN	MAX	UNIT
V _{T+(valid)}	Receiver input threshold for INVALID high-level output voltage	FORCEON = GND,	FORCEOFF = V _{CC}		2.7	٧
V _T -(valid)	Receiver input threshold for INVALID high-level output voltage	FORCEON = GND,	FORCEOFF = V _{CC}	-2.7		٧
VT(invalid)	Receiver input threshold for INVALID low-level output voltage	FORCEON = GND,	FORCEOFF = V _{CC}	-0.3	0.3	٧
Vон	INVALID high-level output voltage	$\frac{I_{OH} = -1 \text{ mA}}{FORCEOFF} = V_{CC}$	FORCEON = GND,	V _{CC} -0.6		V
VOL	INVALID low-level output voltage	I _{OL} = 1.6 mA, FORCEOFF = V _{CC}	FORCEON = GND,		0.4	V

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5)

	PARAMETER	TYP	UNIT
tvalid	Propagation delay time, low- to high-level output	1	μs
^t invalid	Propagation delay time, high- to low-level output	30	μs
ten	Supply enable time	100	μs

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$ or $V_{CC} = 5 \text{ V}$, and $T_A = 25^{\circ}\text{C}$.

PARAMETER MEASUREMENT INFORMATION




NOTES: A. C_L includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR = 250 kbit/s, $Z_O = 50~\Omega$, 50% duty cycle, $t_\Gamma \le 10$ ns. $t_f \le 10$ ns.

Figure 1. Driver Slew Rate


PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR = 250 kbit/s, $Z_O = 50 \Omega$, 50% duty cycle, $t_r \le 10$ ns. $t_f \le 10$ ns.


Figure 2. Driver Pulse Skew



NOTES: A. C_L includes probe and jig capacitance.

B. The pulse generator has the following characteristics: $Z_O = 50~\Omega$, 50% duty cycle, $t_f \le 10~\text{ns}$.

Figure 3. Receiver Propagation Delay Times



NOTES: A. C_I includes probe and jig capacitance.


B. The pulse generator has the following characteristics: Z_O = 50 Ω , 50% duty cycle, $t_r \le$ 10 ns, $t_f \le$ 10 ns.


Figure 4. Receiver Enable and Disable Times




SLLS409K - JANUARY 2000 - REVISED MARCH 2004

PARAMETER MEASUREMENT INFORMATION








 \dagger Auto-powerdown disables drivers and reduces supply current to 1 μ A.

NOTES: A. C_L includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR = 5 kbit/s, $Z_O = 50 \Omega$, 50% duty cycle, $t_f \le 10$ ns. $t_f \le 10$ ns.

Figure 5. INVALID Propagation Delay Times and Supply Enabling Time

APPLICATION INFORMATION



†C3 can be connected to VCC or GND.

NOTES: A. Resistor values shown are nominal.

B. Nonpolarized ceramic capacitors are acceptable. If polarized tantalum or electrolytic capacitors are used, they should be connected as shown.

V_{CC} vs CAPACITOR VALUES

VCC	C1	C2, C3, C4
$\begin{array}{c} \textbf{3.3 V} \pm \textbf{0.3 V} \\ \textbf{5 V} \pm \textbf{0.5 V} \\ \textbf{3 V to 5.5 V} \end{array}$	0.1 μF 0.047 μF 0.1 μF	0.1 μF 0.33 μF 0.47 μF

Figure 6. Typical Operating Circuit and Capacitor Values





www.ti.com 26-Apr-2023

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
MAX3223CDB	ACTIVE	SSOP	DB	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MA3223C	Samples
MAX3223CDBR	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MA3223C	Samples
MAX3223CDW	NRND	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX3223C	
MAX3223CDWR	NRND	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX3223C	
MAX3223CPW	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MA3223C	Samples
MAX3223CPWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MA3223C	Samples
MAX3223IDB	ACTIVE	SSOP	DB	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MB3223I	Samples
MAX3223IDBR	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MB3223I	Samples
MAX3223IDW	NRND	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX3223I	
MAX3223IDWR	NRND	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX3223I	
MAX3223IPW	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MB3223I	Samples
MAX3223IPWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MB3223I	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

PACKAGE OPTION ADDENDUM

www.ti.com 26-Apr-2023

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF MAX3223:

■ Enhanced Product : MAX3223-EP

NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Aug-2022

TAPE AND REEL INFORMATION



TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

	-
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MAX3223CDBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
MAX3223CDWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
MAX3223CPWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
MAX3223IDBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
MAX3223IDWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
MAX3223IPWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1



www.ti.com 9-Aug-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MAX3223CDBR	SSOP	DB	20	2000	356.0	356.0	35.0
MAX3223CDWR	SOIC	DW	20	2000	367.0	367.0	45.0
MAX3223CPWR	TSSOP	PW	20	2000	356.0	356.0	35.0
MAX3223IDBR	SSOP	DB	20	2000	356.0	356.0	35.0
MAX3223IDWR	SOIC	DW	20	2000	367.0	367.0	45.0
MAX3223IPWR	TSSOP	PW	20	2000	356.0	356.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Aug-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
MAX3223CDB	DB	SSOP	20	70	530	10.5	4000	4.1
MAX3223CDW	DW	SOIC	20	25	507	12.83	5080	6.6
MAX3223CPW	PW	TSSOP	20	70	530	10.2	3600	3.5
MAX3223IDB	DB	SSOP	20	70	530	10.5	4000	4.1
MAX3223IDW	DW	SOIC	20	25	507	12.83	5080	6.6
MAX3223IPW	PW	TSSOP	20	70	530	10.2	3600	3.5





NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated