SLLS098C - MAY 1980 - REVISED FEBRUARY 2004

<ul> <li>Meets or Exceeds Requirements of ANSI TIA/EIA-422-B and ITU</li> </ul>	D, N, OR NS PACKAGE (TOP VIEW)					
Recommendation V.11	٠. ١	. U	ኬ.,			
3-State, TTL-Compatible Outputs	1A [	1 16	<b>F</b>			
Fast Transition Times		2 15 3 14	] 4A ] 4Y			
High-Impedance Inputs	1,2EN		[] 4Z			
Single 5-V Supply	2Z [	5 12	3,4EN			
Power-Up and Power-Down Protection	2Y [	6 11	] 3Z			
Tower op and I ower bown I roteotion	2A [	7 10	] 3Y			
description/ordering information	GND [	8 9	] 3A			

#### d

The MC3487 offers four independent differential line drivers designed to meet the specifications of ANSI TIA/EIA-422-B and ITU Recommendation V.11. Each driver has a TTL-compatible input buffered to reduce current and minimize loading.

The driver outputs utilize 3-state circuitry to provide high-impedance states at any pair of differential outputs when the appropriate output enable is at a low logic level. Internal circuitry is provided to ensure the high-impedance state at the differential outputs during power-up and power-down transition times, provided the output enable is low.

The MC3487 is designed for optimum performance when used with the MC3486 quadruple line receiver. It is supplied in a 16-pin dual-in-line package and operates from a single 5-V supply.

#### ORDERING INFORMATION

TA	T <sub>A</sub> PACKAGE <sup>†</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	PDIP – N	Tube	MC3487N	MC3487N	
0°C to 70°C	2010 5	Tube	MC3487D	MC2407	
0 0 10 70 0	SOIC - D	Tape and reel	MC3487DR	MC3487	
	SOP - NS	Tape and reel	MC3487NSR	MC3487	

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

#### **FUNCTION TABLE** (each driver)

INDUIT	OUTPUT	OUTPUTS				
INPUT	ENABLE	Υ	Z			
Н	Н	Н	L			
L	Н	L	Н			
Х	L	Z	Z			


H = TTL high level, L = TTL low level, X = irrelevant, Z = High impedance




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



### logic diagram (positive logic)



### schematics of inputs and outputs



# MC3487 QUADRUPLE DIFFERENTIAL LINE DRIVER

SLLS098C - MAY 1980 - REVISED FEBRUARY 2004

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>CC</sub> (see Note	1)	8 V
Input voltage, V <sub>I</sub>		5.5 V
Output voltage, VO		7 V
Package thermal impedance, θ	JA (see Notes 2 and 3): D package	
	N package	67°C/W
	NS package	64°C/W
Operating virtual junction temper	erature, T」	150°C
Storage temperature range, T <sub>st</sub>	a	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential output voltage, VOD, are with respect to the network ground terminal.
  - 2. Maximum power dissipation is a function of  $T_J(max)$ ,  $\bar{\theta}_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any allowable ambient temperature is  $P_D = (T_J(max) T_A)/\theta_{JA}$ . Operating at the absolute maximum  $T_J$  of 150°C can affect reliability.
  - 3. The package thermal impedance is calculated in accordance with JESD 51-7.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.75	5	5.25	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
TA	Operating free-air temperature	0		70	°C

SLLS098C - MAY 1980 - REVISED FEBRUARY 2004

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST	MIN	MAX	UNIT		
VIK	Input clamp voltage	I <sub>I</sub> = -18 mA				-1.5	V
Vон	High-level output voltage	V <sub>IL</sub> = 0.8 V,	V <sub>IH</sub> = 2 V,	$I_{OH} = -20 \text{ mA}$	2.5		V
VOL	Low-level output voltage	V <sub>IL</sub> = 0.8 V,	V <sub>IH</sub> = 2 V,	$I_{OL} = 48 \text{ mA}$		0.5	V
IVODI	Differential output voltage	$R_L = 100 \Omega$ ,	See Figure 1		2		
Δ V <sub>OD</sub>	Change in magnitude of differential output voltage <sup>†</sup>	R <sub>L</sub> = 100 Ω,	See Figure 1			±0.4	V
Voc	Common-mode output voltage <sup>‡</sup>	$R_L = 100 \Omega$ ,	See Figure 1			3	V
Δ V <sub>OC</sub>	Change in magnitude of common-mode output voltage†	R <sub>L</sub> = 100 Ω,	See Figure 1			±0.4	٧
	Output surrout with a surrout #		V <sub>O</sub> = 6 V			100	μА
Ю	Output current with power off	VCC = 0	$V_0 = -0.25 \text{ V}$		-100		
	High impoduces state system and annual	Outrot analyse at 0.01/	V <sub>O</sub> = 2.7 V			100	
loz	High-impedance-state output current	Output enables at 0.8 V	V <sub>O</sub> = 0.5 V	-100		μΑ	
lį	Input current at maximum input voltage	V <sub>I</sub> = 5.5 V				100	μА
lН	High-level input current	V <sub>I</sub> = 2.7 V		50	μΑ		
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0.5 V		-400	μΑ		
los	Short-circuit output current§	V <sub>I</sub> = 2 V				-140	mA
laa	Supply ourrent (all drivers)	Outputs disabled				105	mA
Icc	Supply current (all drivers)	Outputs enabled,		85	IIIA		

 $<sup>\</sup>uparrow$   $\Delta$ |VOD| and  $\Delta$ |VOC| are the changes in magnitude of VOD and VOC, respectively, that occur when the input is changed from a high level to a low level.

### switching characteristics over recommended operating free-air temperature range, $V_{CC} = 5 \text{ V}$

	PARAMETER	TEST	CONDITIONS	MIN	MAX	UNIT
<sup>t</sup> PLH	Propagation delay time, low- to high-level output	$C_1 = 15 pF$	See Figure 2		20	ne
tPHL	Propagation delay time, high- to low-level output	CL = 15 pr,	See Figure 2		20	ns
t <sub>sk</sub>	Skew time	$C_L = 15 pF$ ,	See Figure 2		6	ns
t <sub>t</sub> (OD)	Differential-output transition time	C <sub>L</sub> = 15 pF,	See Figure 3		20	ns
<sup>t</sup> PZH	Output enable time to high level	C. 50 pF	Coo Figure 4		30	
tPZL	Output enable time to low level	$C_L = 50 \text{ pF},$	See Figure 4		30	ns
<sup>t</sup> PHZ	Output disable time from high level	C 50 pF	Soo Figure 4		25	no
t <sub>PLZ</sub>	Output disable time from low level	C <sub>L</sub> = 50 pF,	See Figure 4		30	ns

<sup>‡</sup> In ANSI Standard TIA/EIA-422-B, V<sub>OC</sub>, which is the average of the two output voltages with respect to ground, is called output offset voltage, V<sub>OS</sub>.

<sup>§</sup> Only one output at a time should be shorted, and duration of the short circuit should not exceed one second.

#### PARAMETER MEASUREMENT INFORMATION






Figure 1. Differential and Common-Mode Output Voltages



NOTES: A. The input pulse is supplied by a generator having the following characteristics:  $t_f \le 5$  ns,  $t_f \le 5$  ns, PRR  $\le 1$  MHz, duty cycle = 50%,  $Z_O = 50 \Omega$ .

- B. CL includes probe and stray capacitance.
- C. All diodes are 1N916 or 1N3064.

Figure 2. Test Circuit and Voltage Waveforms




NOTES: A. The input pulse is supplied by a generator having the following characteristics:  $t_f \le 5$  ns,  $t_f \le 5$  ns, PRR  $\le 1$  MHz, duty cycle = 50%,  $Z_{\Omega} = 50 \ \Omega$ .


B. C<sub>L</sub> includes probe and stray capacitance.

Figure 3. Test Circuit and Voltage Waveforms

#### PARAMETER MEASUREMENT INFORMATION



**TEST CIRCUIT** 



#### **VOLTAGE WAVEFORMS**

NOTES: A. The input pulse is supplied by a generator having the following characteristics:  $t_T \le 5$  ns,  $t_T \le 5$  ns,  $t_T \le 5$  ns, PRR  $\le 1$  MHz, duty cycle = 50%,  $t_T \le 5$  ns,  $t_$ 

- B. C<sub>L</sub> includes probe and stray capacitance.
- C. All diodes are 1N916 or 1N3064.

Figure 4. Driver Test Circuit and Voltage Waveforms



www.ti.com 14-Oct-2022

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
MC3487D	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MC3487	Samples
MC3487DE4	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MC3487	Samples
MC3487DR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MC3487	Samples
MC3487N	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	MC3487N	Samples
MC3487NE4	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	MC3487N	Samples
MC3487NSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MC3487	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



### PACKAGE OPTION ADDENDUM

www.ti.com 14-Oct-2022

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### **PACKAGE MATERIALS INFORMATION**

www.ti.com 2-Apr-2023

#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MC3487DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
MC3487NSR	so	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1

### **PACKAGE MATERIALS INFORMATION**

www.ti.com 2-Apr-2023



#### \*All dimensions are nominal

Device	Package Type Package Drawing		Package Type Package Drawing F		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MC3487DR	SOIC	D	16	2500	340.5	336.1	32.0		
MC3487NSR	SO	NS	16	2000	356.0	356.0	35.0		

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 2-Apr-2023

#### **TUBE**



\*All dimensions are nominal

7 til dilliciololio die Hominal								
Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
MC3487D	D	SOIC	16	40	506.6	8	3940	4.32
MC3487D	D	SOIC	16	40	507	8	3940	4.32
MC3487DE4	D	SOIC	16	40	506.6	8	3940	4.32
MC3487DE4	D	SOIC	16	40	507	8	3940	4.32
MC3487N	N	PDIP	16	25	506	13.97	11230	4.32
MC3487N	N	PDIP	16	25	506	13.97	11230	4.32
MC3487NE4	N	PDIP	16	25	506	13.97	11230	4.32
MC3487NE4	N	PDIP	16	25	506	13.97	11230	4.32



SOP



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOF



#### NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOF



#### NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



### D (R-PDS0-G16)

#### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



# D (R-PDSO-G16)

### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **MECHANICAL DATA**

### NS (R-PDSO-G\*\*)

## 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



### N (R-PDIP-T\*\*)

### PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated