SN74SSTV16859 **13-BIT TO 26-BIT REGISTERED BUFFER** WITH SSTL 2 INPUTS AND OUTPUTS SCES297D - FEBRUARY 2000 - REVISED AUGUST 2004

		ARY 2000 - REVIS
 Member of the Texas Instruments Widebus™ Family 	DGG PA (TOP \	
 1-to-2 Outputs to Support Stacked DDR DIMMs 	Q13A [1 Q12A [2	64 V _{DDQ} 63 GND
 Supports SSTL_2 Data Inputs 	Q11A 3	62 D13
 Outputs Meet SSTL_2 Class II 	Q10A 4	61 D12
Specifications	Q9A 🛛 5	60 🛛 V _{CC}
 Differential Clock (CLK and CLK) Inputs 	V _{DDQ} [] 6	59 🛛 V _{DDQ}
 Supports LVCMOS Switching Levels on the 	GND 7	58] GND
RESET Input	Q8A 🛛 8	57 🛛 D11
RESET Input Disables Differential Input	Q7A 🛛 9	56 🛛 D10
Receivers, Resets All Registers, and	Q6A 🛛 10	55 🛛 D9
Forces All Outputs Low	Q5A [] 11	54 GND
 Pinout Optimizes DIMM PCB Layout 	Q4A [] 12	53 D8
 Latch-Up Performance Exceeds 100 mA Per 	Q3A [] 13	
JESD 78, Class II	Q2A [] 14 GND [] 15	51 RESET
 ESD Protection Exceeds JESD 22 		
 2000-V Human-Body Model (A114-A) 	Q13B [17	
– 200-V Machine Model (A115-A)		47 V _{DDQ}
	Q12B [] 19	46 🛛 V _{CC}
description/ordering information	Q11B 🛛 20	45 🛛 V _{REF}
This 12 bit to 20 bit registered by for is designed	Q10B 🛛 21	44] D6
This 13-bit to 26-bit registered buffer is designed for 2.3-V to 2.7-V V _{CC} operation.	Q9B 🚺 22	43 🛛 GND
	Q8B 🛛 23	42 🛛 D5
All inputs are SSTL_2, except the LVCMOS reset	Q7B 🛛 24	41 🛛 D4
(RESET) input. All outputs are SSTL_2, Class II	Q6B 25	40 D3
compatible.		39 GND
The SN74SSTV16859 operates from a differential		38 V _{DDQ}
clock (CLK and CLK). Data are registered at the		37 V _{CC}
crossing of CLK going high and \overline{CLK} going low.	Q4B 🛛 29 Q3B 🚺 30	36 D2 35 D1
	Q3B [] 30 Q2B [] 31	35 D1 34 GND
	Q1B 32	33 V _{DDQ}

ORDERING INFORMATION

TA	PACKAG	3E‡	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	QFN – RGQ (Tin–Pb Finish)	Topo and real	SN74SSTV16859RGQR	66950
0°C to 70°C	QFN – RGQ (Matte–Tin Finish)	Tape and reel	SN74SSTV16859RGQ8	
	TSSOP – DGG	Tape and reel	SN74SSTV16859DGGR	SSTV16859

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




SN74SSTV16859 13-BIT TO 26-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND OUTPUTS

SCES297D - FEBRUARY 2000 - REVISED AUGUST 2004

description/ordering information (continued)

The device supports low-power standby operation. When RESET is low, the differential input receivers are disabled, and undriven (floating) data, clock, and reference voltage (VRFF) inputs are allowed. In addition, when RESET is low, all registers are reset, and all outputs are forced low. The LVCMOS RESET input always must be held at a valid logic high or low level.

To ensure defined outputs from the register before a stable clock has been supplied, RESET must be held in the low state during power up.




[†] The center die pad must be connected to GND.

	FUNCTION TABLE									
	INPUTS									
RESET	RESET CLK CLK D									
Н	\uparrow	\downarrow	Н	Н						
Н	\uparrow	\downarrow	L	L						
Н	L or H	L or H	Х	Q ₀						
L	X or floating	X or floating	X or floating	L						

EUNCTION TABLE



logic diagram (positive logic)



To 12 Other Channels

Pin numbers shown are for the DGG package.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC} or V_{DDQ} Input voltage range, V_I (see Notes 1 and 2) Output voltage range, V_O (see Notes 1 and 2) Input clamp current, I_{IK} ($V_I < 0$) Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{DDQ}$) Continuous output current, I_O ($V_O = 0$ to V_{DDQ}) Continuous current through each V_{CC} , V_{DDQ} , or GND Package thermal impedance, θ_{VA} (see Note 3): DGG package	$\begin{array}{cccc} -0.5 \mbox{ V to } V_{CC} + 0.5 \mbox{ V} \\ -0.5 \mbox{ V to } V_{DDQ} + 0.5 \mbox{ V} \\ -50 \mbox{ mA} \\ \pm 50 \mbox{ mA} \\ \pm 50 \mbox{ mA} \\ - \pm 100 \mbox{ mA} \end{array}$
Continuous current through each V_{CC} , V_{DDQ} , or GND Package thermal impedance, θ_{JA} (see Note 3): DGG package	
(see Note 4): RGQ package	22°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This value is limited to 3.6 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.

4. The package thermal impedance is calculated in accordance with JESD 51-5.



SN74SSTV16859 **13-BIT TO 26-BIT REGISTERED BUFFER** WITH SSTL 2 INPUTS AND OUTPUTS

SCES297D - FEBRUARY 2000 - REVISED AUGUST 2004

recommended operating conditions (see Note 5)

			MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage		V _{DDQ}		2.7	V
V _{DDQ}	Output supply voltage		2.3		2.7	V
VREF	Reference voltage ($V_{REF} = V_{DDQ}/2$)		1.15	1.25	1.35	V
VTT	Termination voltage		V _{REF} – 40 mV	VREF	V _{REF} + 40 mV	V
VI	Input voltage		0		VCC	V
VIH	AC high-level input voltage	Data inputs	V _{REF} + 310 mV			V
VIL	AC low-level input voltage	Data inputs			V_{REF} – 310 mV	V
VIH	DC high-level input voltage	Data inputs	V _{REF} + 150 mV			V
VIL	DC low-level input voltage	Data inputs			V _{REF} – 150 mV	V
VIH	High-level input voltage	RESET	1.7			V
VIL	Low-level input voltage	RESET			0.7	V
VICR	Common-mode input voltage range	CLK, CLK	0.97		1.53	V
VI(PP)	Peak-to-peak input voltage	CLK, CLK	360			mV
ЮН	High-level output current	•			-20	
IOL	Low-level output current				20	mA
ТА	Operating free-air temperature		0		70	°C

NOTE 5: The RESET input of the device must be held at valid logic voltage levels (not floating) to ensure proper device operation. The differential inputs must not be floating unless RESET is low. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		v _{cc} †	MIN	TYP‡	MAX	UNIT
VIK		I _I = -18 mA		2.3 V			-1.2	V
		I _{OH} = -100 μA		2.3 V to 2.7 V	V _{DDQ} -	0.2		
VOH		I _{OH} = -16 mA		2.3 V	1.95			V
V		I _{OL} = 100 μA		2.3 V to 2.7 V			0.2	V
VOL		I _{OL} = 16 mA		2.3 V			0.35	V
Ц	All inputs	$V_I = V_{CC}$ or GND		2.7 V			±5	μA
1	Static standby	RESET = GND		0.7.1/			10	μA
ICC	Static operating	$\overline{RESET} = V_{CC}, V_I = V_{IH(AC)} \text{ or } V_{IL(AC)}$	IO = 0	2.7 V			40	mA
	Dynamic operating – clock only	$\frac{\text{RESET}}{\text{CLK}} = \frac{V_{CC}}{V_{IC}}, V_{I} = V_{IH(AC)} \text{ or } V_{IL(AC)},$ CLK and CLK switching 50% duty cycle				30		μA/ MHz
ICCD	Dynamic operating – per each data input	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	I <mark>O</mark> = 0	2.5 V		10		μΑ/ clock MHz/ D input
rон	Output high	I _{OH} = -20 mA		2.3 V to 2.7 V	7		20	Ω
rOL	Output low	I _{OL} = 20 mA		2.3 V to 2.7 V	7		20	Ω
rO(∆)	r _{OH} – r _{OL}	I_{O} = 20 mA, T_{A} = 25°C, One output		2.5 V			6	Ω
	Data inputs	VI = V _{REF} ± 310 mV			2.5	3	3.5	
C _i §	CLK, CLK	V _{ICR} = 1.25 V, V _{I(PP)} = 360mV		2.5 V	2.5	3	3.5	pF
	RESET	$V_I = V_{CC}$ or GND]		3		

[†] For this test condition, V_{DDQ} always is equal to V_{CC}.

[‡] All typical values are at $V_{CC} = 2.5$ V, $T_A = 25^{\circ}$ C.

§ Measured with 50-MHz input frequency for the QFN package and 10-MHz input frequency for the TSSOP package



SN74SSTV16859 **13-BIT TO 26-BIT REGISTERED BUFFER** WITH SSTL 2 INPUTS AND OUTPUTS SCES297D - FEBRUARY 2000 - REVISED AUGUST 2004

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			V _{CC} = ± 0.2	2.5 V v†	UNIT	
			MIN	MAX		
fclock	Clock frequency			200	MHz	
tw	Pulse duration, CLK, CLK high or low		2.5		ns	
t _{act}	tact Differential inputs active time (see Note 6)				ns	
tinact	Differential inputs inactive time (see Note 7)			22	ns	
	Setup time, fast slew rate (see Notes 8 and 10)		0.75			
t _{su}	Setup time, slow slew rate (see Notes 9 and 10)	Data before CLK [↑] , \overline{CLK}	0.9		ns	
4.	Hold time, fast slew rate (see Notes 8 and 10)		0.75			
^t h	Hold time, slow slew rate (see Notes 9 and 10)	Data after CLK↑, CLK↓			ns	

[†] For this test condition, V_{DDQ} always is equal to V_{CC} .

NOTES: 6. VREF must be held at a valid input level, and data inputs must be held low for a minimum time of tact max, after RESET is taken high. 7. VREF, data, and clock inputs must be held at valid voltage levels (not floating) for a minimum time of tinact max, after RESET is taken

- low. 8. For data signal input slew rate \geq 1 V/ns
- 9. For data signal input slew rate ≥ 0.5 V/ns and < 1 V/ns
- 10. CLK, $\overline{\text{CLK}}$ signals input slew rates are \geq 1 V/ns.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO	V _{CC} = ± 0.2	2.5 V V†	UNIT
	(INPUT)	(OUTPUT)	MIN	MAX	
f _{max}			200		MHz
^t pd	CLK and CLK	Q	1.1	2.8	ns
^t PHL	RESET	Q		5	ns


[†] For this test condition, V_{DDQ} always is equal to V_{CC} .



SN74SSTV16859 **13-BIT TO 26-BIT REGISTERED BUFFER** WITH SSTL 2 INPUTS AND OUTPUTS

SCES297D - FEBRUARY 2000 - REVISED AUGUST 2004

PARAMETER MEASUREMENT INFORMATION



- F. VIH = VREF + 310 mV (ac voltage levels) for differential inputs. VIH = VCC for LVCMOS input.
- G. $V_{IL} = V_{REF} 310 \text{ mV}$ (ac voltage levels) for differential inputs. $V_{IL} = GND$ for LVCMOS input.
- H. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms





PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74SSTV16859DGGR	ACTIVE	TSSOP	DGG	64	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 70	SSTV16859	Samples
SN74SSTV16859RGQ8	ACTIVE	VQFN	RGQ	56	2000	RoHS & Green	SN	Level-3-260C-168 HR	0 to 70	SS859	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74SSTV16859DGGR	TSSOP	DGG	64	2000	330.0	24.4	8.4	17.3	1.7	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION


12-May-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74SSTV16859DGGR	TSSOP	DGG	64	2000	367.0	367.0	45.0

MECHANICAL DATA





RGQ (S-PVQFN-N56)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION


This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.







- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-SM-782 is recommended for alternate designs.
 - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
 - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated