

2 X 2 Crosspoint Switch for Audio Applications

Check for Samples: TS3A26746E


FEATURES

- Ultra Low R_{ON} for GND Switch (80-mΩ typical)
- R_{ON} for MIC Switch <10-Ω
- 3.0V to 3.6V V+ Operation
- Control Input is 1.8-V Logic Compatible
- 6-bump, 0.5mm pitch CSP Package (1.45mm × 0.95mm × 0.5mm)
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
 - 2000-V Human-Body Model (A114-B, Class II)
 - 500-V Charged-Device Model (C101)
- ESD Performance (SLEEVE, RING2)
 - ±8-kV Contact Discharge (IEC 61000-4-2)

APPLICATIONS

- Cellular phones
- PDAs
- Portable Instrumentation
- Digital Still Cameras
- Portable Navigation Devices





DESCRIPTION

The TS3A26746E is a 2 × 2 cross-point switch that is used to interchange the Ground and MIC connections on a headphone connector. The Ground switch has an ultra low R_{ON} of <0.1 Ω to minimize voltage drop across it, preventing undesired increases in headphone ground reference voltage. The switch state is controlled via the SEL input. When SEL=High, GND is connected to RING2 and MIC is connected to SLEEVE. When SEL=Low, GND is connected to SLEEVE and MIC is connected to RING2. An internal 100k pull-up resistor on the SEL input sets the default state of the switch.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

TYPICAL APPLICATION BLOCK DIAGRAM




Figure 1. Standard Headphone Configuration (SEL=H)





Figure 2. Alternate Headphone Configuration (SEL=L)



PINOUT



TERMINAL ASSIGNMENTS

	1	2
Α	SEL	V+
В	MIC	SLEEVE
С	GND	RING2

PIN FUNCTIONS

DALL #	ı	PIN	DESCRIPTION			
BALL #	NAME	TYPE				
A1	SEL	Input	Control Input			
A2	V+	Power	Supply Voltage			
B1	MIC	I/O	MIC			
B2	SLEEV E	I/O	Sleeve Connection on Headphone Jack			
C1	GND	Ground	Ground			
C2	RING2	I/O	2 nd Ring Connection on Headphone Jack			

Table 1. FUNCTION TABLE

SEL	MIC to SLEEVE, GND to RING2	MIC to RING2, GND to SLEEVE
L	OFF	ON
Н	ON	OFF

Copyright © 2011–2013, Texas Instruments Incorporated

Submit Documentation Feedback



ABSOLUTE MAXIMUM RATINGS(1)(2)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V ₊	Supply voltage range (3)	-0.3	4.0	V	
V _{MIC} V _{SLEEVE} V _{RING2}	Analog voltage range ⁽³⁾	-0.3	4.0	V	
I _K	Analog port diode current	V _{MIC} , V _{SLEEVE} , V _{RING2} < 0 V	-50		mA
VI	Digital input voltage range				V
I _{IK}	Digital input clamp V _I < 0 V		-50		mA
I ₊	Continuous current throu		100	mA	
I _{GND}	Continuous current through GND				mA
θ_{JA}	Package thermal YZP package impedance (4)			102	°C/W
T _{stg}	Storage temperature ran	ge	-65	150	°C

- (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.
- (2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.
- (3) All voltages are with respect to ground, unless otherwise specified.
- (4) The package thermal impedance is calculated in accordance with JESD 51-7.

ELECTRICAL CHARACTERISTICS FOR 3.3 V SUPPLY⁽¹⁾

 $V_{+} = 3 \text{ V to } 3.6 \text{ V}, T_{A} = -40^{\circ}\text{C to } 85^{\circ}\text{C (unless otherwise noted)}$

PARA	AMETER	TEST CONDITIONS	TA	V_{+}	MIN	TYP	MAX	UNIT	
MIC SWITCH									
$\begin{matrix} V_{MIC}, V_{SLEEVE}, \\ V_{RING2} \end{matrix}$	Analog signal range					0		V+	V
r	ON-state	0 ≤ V _{SLEEVE} or V _{RING2} ≤ V ₊ , I _{MIC} = −32	Switch	25°C	3 V		5	8	Ω
r _{on}	resistance	mA	ON	Full				10	\$2
	ON-state	$0 \le V_{SLEEVE}$ or $V_{RING2} \le V_+$, $I_{MIC} = -32$	Switch	25°C	3 V		1	2.3	
r _{on(flat)}	resistance flatness	mA	ON	Full				2.5	Ω
I _{SLEEVE(OFF)} ,	SLEEVE, RING2	V _{SLEEVE} or V _{RING2} = 1 V, V _{MIC} = 3 V, or	Switch	25°C		-0.5	0.05	0.5	
I _{RING2(OFF)}	OFF leakage current	V _{SLEEVE} or V _{RING2} = 3 V, V _{MIC} = 1 V		Full	3.6 V	-2		2	μA
1	MIC OFF leakage	V_{SLEEVE} or $V_{RING2} = 3 \text{ V}$, $V_{MIC} = 1 \text{ V}$, or	OWITCH	25°C	3.6 V	-1	0.1	1	μΑ
I _{MIC(OFF)}	current	V _{SLEEVE} or V _{RING2} = 1 V, V _{MIC} = 3 V		Full		-2		2	
I _{SLEEVE(ON)} , SLEEVE, RING2		V _{SLEEVE} or V _{RING2} = 1 V, V _{MIC} = Open, or	Switch	25°C		-2	0.5	2	
I _{RING2(ON)}	ON leakage current	V _{SLEEVE} or V _{RING2} = 3 V, V _{MIC} = Open	ON	Full	3.6 V	-2		2	μA
MIC ON leakage		V _{SLEEVE} or V _{RING2} = Open V, V _{MIC} = 1 V,		h 25°C	3.6 V	-2	0.5	2	
I _{MIC(ON)}	current	or V_{SLEEVE} or V_{RING2} = Open, V_{MIC} = 3 V O		Full	3.6 V	-2		2	μΑ
GND SWITCH				·					
	ON-state	I_{SLEEVE} or $I_{RING2} = +32$ mA, $V_{GND} = 0$ V,	Switch	25°C	3 V		0.08	0.09	Ω
r _{on}	resistance	$I_{\text{GND}} = -32 \text{ mA}$		Full	3 V			0.11	Ω
I _{SLEEVE(OFF)} ,		// or // - 2\/ and // 0.\/	Switch	25°C	0.01/	-0.5	0.05	0.5	
I _{RING2(OFF)}	SLEEVE, RING2	V_{SLEEVE} or $V_{RING2} = 3V$ and $V_{GND} = 0 V$	OFF	Full	3.6 V	-1		1	μA
I _{SLEEVE(PWROFF}	OFF leakage current			25°C		-1	0.5	1	
), I _{RING2(PWROFF))}	Ouron	= 0 V	Switch OFF	Full	0 V	-10		10	μA

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

Submit Documentation Feedback

Copyright © 2011–2013, Texas Instruments Incorporated



ELECTRICAL CHARACTERISTICS FOR 3.3 V SUPPLY⁽¹⁾ (continued)


 $V_{+} = 3 \text{ V}$ to 3.6 V, $T_{A} = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted)

F	PARAMETER	TEST CONDITION	TA	V_{+}	MIN	TYP	MAX	UNIT	
DIGITAL C	ONTROL INPUTS (SEL)							
V _{IH}	Input logic high			Full	3.6 V	1.2		3.6	V
V _{IL}	Input logic low			Full	3.6 V	0		0.4	V
L	Input logic high	$V_I = V_+$		25°C	3.6 V	-1	0.05	1	μA
I _{IH}	leakage current	VI = V+		Full		-2		2	μΑ
I _{IL}	Input logic low leakage current	V _I = 0 V		25°C	3.6 V	-38	-36	-34	μA
	leakage current			Full		-4 5		-30	
DYNAMIC		T		1 1					
		V D 50.0	C ₁ = 35	25°C	3.3 V		150	200	
t _{ON}	Turn-on time	$V_{MIC} = V_+, R_L = 50 \Omega$	C _L = 35 pF	Full	3 V to 3.6 V			250	ns
			C - 25	25°C	3.3 V		5	10	
t _{OFF}	Turn-off time	$V_{MIC} = V_{+}, R_{L} = 50 \Omega$ $C_{L} = 35 \text{ pF}$		Full	3 V to 3.6 V			15	ns
	Duranta harfana	25°C			3.3 V	70		330	ns
t _{BBM}	Break-before- make time	$V_{MIC} = V_{+}$	Full		3 V to 3.6 V			330	
C _{MIC}	MIC capacitance	SEL=High	25°C		3.3 V		100	140	pF
		SEL=Low	25°C		3.3 V		100	140	pF
0	SLEEVE / RING2	SEL=High	25°C		3.3 V		100	140	pF
C _{SLEEVE}	capacitance	SEL=Low		3.3 V		100	140	pF	
C _I	Digital input capacitance	V _I = V ₊ or 0 V	25°C		3.3 V		4.0		pF
THD	Total harmonic distortion	$R_L = 1k \Omega$, $V = 30 \text{ mVPP}$ $ \begin{cases} f = 20 \\ Hz \\ to 20 \\ kHz \end{cases} $			3.3 V		0.01%		
SUPPLY			•						
V+	Power Supply Voltage					3.0	3.3	3.6	V
				25°C	3.6 V		0.01	1	
	Positive supply	$V_I = V_+$						5	μA
I ₊	current	V _I = 0 V					40	41	
								50	μA


Submit Documentation Feedback



OPERATIONAL CHARACTERISTICS



PARAMETER MEASRUMENT INFORMATION




- A. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r < 5 \text{ ns}$, $t_r < 5 \text{ ns}$.
- B. C_L includes probe and jig capacitance.

Figure 4. Turn-On (t_{ON}) and Turn-Off Time (t_{OFF})

Submit Documentation Feedback



PARAMETER MEASRUMENT INFORMATION (continued)



- C_L includes probe and jig capacitance.
- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 5 ns.

Figure 5. Break-Before-Make Time (t_{BBM})



REVISION HISTORY

Cł	hanges from Revision B (November 2011) to Revision C	Pag
•	Replaced 1 page preview with full document.	



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TS3A26746EYZPR	ACTIVE	DSBGA	YZP	6	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	7N	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.


- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



DIE SIZE BALL GRID ARRAY



NOTES:

NanoFree Is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. NanoFree[™] package configuration.



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

4. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SBVA017 (www.ti.com/lit/sbva017).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated