


# 3.3 V 32 K / 64 K × 16 / 18 Dual-Port Static RAM

### **Features**

- True dual-ported memory cells which allow simultaneous access of the same memory location
- 32K x 16 organization (CY7C027V/027AV [1])
- 64K x 16 organization (CY7C028V)
- 32K x 18 organization (CY7C037AV)
- 64K x 18 organization (CY7C038V)
- 0.35 micron Complementary metal oxide semiconductor (CMOS) for optimum speed and power
- High speed access: 15, 20, and 25 ns
- Low operating power
- Active: I<sub>CC</sub> = 115 mA (typical) ■ Standby: I<sub>SB3</sub> = 10 µA (typical)

- Fully asynchronous operation
- Automatic power-down
- Expandable data bus to 32/36 bits or more using Master/Slave chip select when using more than one device
- On-chip arbitration logic
- Semaphores included to permit software handshaking between ports
- INT flag for port-to-port communication
- Separate upper-byte and lower-byte control
- Dual chip enables
- Pin select for Master or Slave
- Commercial and Industrial temperature ranges
- 100-pin Pb-free Thin quad plastic flatpack (TQFP) and 100-pin **TQFP**

## **Logic Block Diagram**



### Notes

- CY7C027V, and CY7C027AV are functionally identical.
- $I/O_8-I/O_{15}$  for x16 devices;  $I/O_9-I/O_{17}$  for x18 devices.  $I/O_0-I/O_7$  for x16 devices;  $I/O_0-I/O_8$  for x18 devices.
- $A_0 A_{14}$  for 32K;  $A_0 A_{15}$  for 64K devices.
- BUSY is an output in master mode and an input in slave mode.

**Cypress Semiconductor Corporation** Document Number: 38-06078 Rev. \*G

Revised February 5, 2013

# CY7C027V/027AV/028V CY7C037AV/038V



## **Contents**


Pin Configurations	3
Selection Guide	
Pin Definitions	5
Architecture	5
Functional Description	5
Write Operation	
Read Operation	6
Interrupts	6
Busy	6
Master/Slave	6
Semaphore Operation	6
Maximum Ratings	7
Operating Range	
Electrical Characteristics	7
Capacitance	7
AC Test Loads and Waveforms	8
Data Retention Mode	8
Timing	
Switching Characteristics	٥

Switching Waveforms	11
Non-Contending Read/Write	17
Interrupt Operation Example	17
Semaphore Operation Example	18
Ordering Information	19
32 K × 16 3.3 V Asynchronous Dual-Port SRAM	19
64 K × 16 3.3 V Asynchronous Dual-Port SRAM	19
32 K × 18 3.3 V Asynchronous Dual-Port SRAM	19
64 K × 18 3.3 V Asynchronous Dual-Port SRAM	19
Ordering Code Definitions	20
Package Diagram	21
Acronyms	22
Document Conventions	22
Units of Measure	22
Document History Page	23
Sales, Solutions, and Legal Information	24
Worldwide Sales and Design Support	24
Products	24
DCoC Colutions	24



# **Pin Configurations**

Figure 1. 100-pin TQFP pinout (Top View)




6. This pin is NC for CY7C027V/027AV.



## Pin Configurations(continued)

Figure 2. 100-pin TQFP pinout (Top View)



### Note

7. This pin is NC for CY7C037AV.



### Selection Guide

Parameter	-15	-20	-25	Unit
Maximum access time	15	20	25	ns
Typical operating current	125	120	115	mA
Typical standby current for I <sub>SB1</sub> (Both ports TTL level)	35	35	30	mA
Typical standby current for I <sub>SB3</sub> (Both ports CMOS level)	10	10	10	μΑ

## **Pin Definitions**

Left Port	Right Port	Description				
CE <sub>0L</sub> , CE <sub>1L</sub>	CE <sub>0R</sub> , CE <sub>1R</sub>	Chip Enable ( $\overline{CE}$ is LOW when $\overline{CE}_0 \le V_{IL}$ and $CE_1 \ge V_{IH}$ )				
$R/\overline{W}_L$	R/W <sub>R</sub>	Read/Write Enable				
OEL	OE <sub>R</sub>	Output Enable				
A <sub>0L</sub> -A <sub>15L</sub>	A <sub>0R</sub> -A <sub>15R</sub>	Address (A <sub>0</sub> –A <sub>14</sub> for 32K; A <sub>0</sub> –A <sub>15</sub> for 64K devices)				
I/O <sub>0L</sub> –I/O <sub>17L</sub>	I/O <sub>0R</sub> –I/O <sub>17R</sub>	Data bus input/output (I/O <sub>0</sub> –I/O <sub>15</sub> for × 16 devices; I/O <sub>0</sub> –I/O <sub>17</sub> for × 18)				
SEM <sub>L</sub>	SEM <sub>R</sub>	Semaphore Enable				
UB <sub>L</sub>	UB <sub>R</sub>	Upper byte select (I/O <sub>8</sub> –I/O <sub>15</sub> for × 16 devices; I/O <sub>9</sub> –I/O <sub>17</sub> for × 18 devices)				
LB <sub>L</sub>	LB <sub>R</sub>	Lower byte select (I/O <sub>0</sub> –I/O <sub>7</sub> for × 16 devices; I/O <sub>0</sub> –I/O <sub>8</sub> for × 18 devices)				
INT <sub>L</sub>	INT <sub>R</sub>	Interrupt flag				
BUSY <sub>L</sub>	BUSYR	Busy flag				
M/S		Master or Slave select				
V <sub>CC</sub>		Power				
GND		Ground				
NC		No connect				

### Architecture

The CY7C027V/027AV/028V and CY7037AV/038V consist of an array of 32K and 64K words of 16 and 18 bits each of dual-port RAM cells, I/O and address lines, and control signals (CE, OE, R/W). These control pins permit independent access for reads or writes to any location in memory. To handle simultaneous writes/reads to the same location, a BUSY pin is provided on each port. Two interrupt (INT) pins can be utilized for port-to-port communication. Two semaphore (SEM) control pins are used for allocating shared resources. With the M/S pin, the devices can function as a master (BUSY pins are outputs) or as a slave (BUSY pins are inputs). The devices also have an automatic power down feature controlled by CE. Each port is provided with its own output enable control (OE), which allows data to be read from the device.

## Functional Description

The CY7C027V/027AV/028V and CY7037AV/038V are low power CMOS 32K, 64K x 16/18 dual-port static RAMs. Various arbitration schemes are included on the devices to handle situations when multiple processors access the same piece of data. Two ports are provided, permitting independent, asynchronous access for reads and writes to any location in memory. The devices can be utilized as stand-alone 16/18-bit dual-port static RAMs or multiple devices can be combined to

function as <u>a</u> 32/36-bit or wider master/slave dual-port static RAM. An M/S pin is provided for implementing 32/36-bit or wider memory applications without the need for separate master and slave devices or additional discrete logic. Application areas include interprocessor/multiprocessor designs, communications status buffering, and dual-port video/graphics memory.

Each port has independent control pins: Chip Enable  $(\overline{CE})$ , Read or Write Enable (R/W), and Output Enable (OE). Two flags are provided on each port (BUSY) and (INT). BUSY signals that the port is trying to access the same location currently being accessed by the other port. The interrupt flag (INT) permits communication between ports or systems by means of a mail box. The semaphores are used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphore logic is comprised of eight shared latches. Only one side can control the latch (semaphore) at any time. Control of a semaphore indicates that a shared resource is in use. An automatic power down feature is controlled independently on each port by a chip select  $(\overline{CE})$  pin.

The CY7C027V/027AV/028V and CY7037AV/038V are available in 100-pin Thin Quad Plastic Flatpacks (TQFP).

### Write Operation

Data must be set up for a duration of  $t_{SD}$  before the rising edge of RW to guarantee a valid write. A write operation is controlled by either the RW pin (see Figure 7) or the  $\overline{CE}$  pin (see Figure 8). Required inputs



for non-contention operations are summarized in Non-Contending Read/Write on page 17.

If a location is being written to by one port and the opposite port attempts to read that location, a port-to-port flowthrough delay must occur before the data is read on the output; otherwise the data read is not deterministic. Data is valid on the port  $t_{DDD}$  after the data is presented on the other port.

## **Read Operation**

When reading the device, the user must assert both the OE and CE pins. Data is available t<sub>ACE</sub> after CE or t<sub>DOE</sub> after <u>OE</u> is asserted. If the user wishes to access a semaphore flag, then the SEM pin must be asserted instead of the CE pin, and OE must also be asserted.

### Interrupts

The upper two memory locations may be used for message passing. The highest memory location (7FFF for the CY7C027V/037AV/027AV, FFFF for the CY7C028V/38V) is the mailbox for the right port and the second-highest memory location (7FFE for the CY7C027V/027AV/037AV, FFFE for the CY7C028V/38V) is the mailbox for the left port. When one port writes to the other port's mailbox, an interrupt is generated to the owner. The interrupt is reset when the owner reads the contents of the mailbox. The message is user defined.

Each port can read the other port's mailbox without resetting the interrupt. The active state of the busy signal (to a port) prevents the port from setting the interrupt to the winning port. Also, an active busy to a port prevents that port from reading its own mailbox and, thus, resetting the interrupt to it.

If an application does not require message passing, do not connect the interrupt pin to the processor's interrupt request input pin.

The operation of the interrupts and their interaction with Busy are summarized in Interrupt Operation Example on page 17.

### Busy

The CY7C027V/027AV/028V and CY7037AV/038V provide on-chip arbitration to resolve simultaneous memory location access (contention). If both ports'  $\overline{\text{CE}}\text{s}$  are asserted and an address match occurs within  $t_{PS}$  of each other, the busy logic determines which port has access. If  $t_{PS}$  is violated, one port definitely gains permission to the location, but it is not predictable which port gets that permission. BUSY is asserted  $t_{BLA}$  after an address match or  $t_{BLC}$  after  $\overline{\text{CE}}$  is taken LOW

### Master/Slave

A  $M/\overline{S}$  pin is provided to expand the <u>word width</u> by configuring the device as either a master or a slave. The  $\overline{BUSY}$  output of the master is

connected to the  $\overline{\text{BUSY}}$  input of the slave. This allows the device to interface to a master device with no external <u>comp</u>onents. Writing to slave devices must be delayed until after the  $\overline{\text{BUSY}}$  input has settled ( $t_{\text{BLC}}$  or  $t_{\text{BLA}}$ ), otherwise, the slave chip may begin a write cycle during a contention situation. When tied HIGH, the  $\overline{\text{M/S}}$  pin allows the <u>device</u> to be used as a master and, therefore, the  $\overline{\text{BUSY}}$  line is an output.  $\overline{\text{BUSY}}$  can then be used to send the arbitration outcome to a slave.

### **Semaphore Operation**

The CY7C027V/027AV/028V and CY7037AV/038V provide eight semaphore latches, which are separate from the dual-port memory locations. Semaphores are used to reserve resources that are shared between the two ports. The state of the semaphore indicates that a resource is in use. For example, if the left port wants to request a given resource, it sets a latch by writing a zero to a semaphore location. The left port then verifies its success in setting the latch by reading it. After writing to the semaphore, SEM or OE must be deasserted for t<sub>SOP</sub> before attempting to read the semaphore. The semaphore value is available t<sub>SWRD</sub> + t<sub>DOE</sub> after the rising edge of the semaphore write. If the left port was successful (reads a zero), it assumes control of the shared resource, otherwise (reads a one) it assumes the right port has control and continues to poll the semaphore. When the right side has relinquished control of the semaphore (by writing a one), the left side succeeds in gaining control of the semaphore. If the left side no longer requires the semaphore, a one is written to cancel its request.

Semaphores are accessed by asserting  $\overline{\text{SEM}}$  LOW. The  $\overline{\text{SEM}}$  pin functions as <u>a chip</u> select for the semaphore latches ( $\overline{\text{CE}}$  must remain HIGH <u>during SEM LOW</u>). A<sub>0-2</sub> represents the semaphore address.  $\overline{\text{OE}}$  and R/W are used in the same manner as a normal memory access. When writing or reading a semaphore, the other address pins have no effect

When writing to the semaphore, only  $I/O_0$  is used. If a zero is written to the left port of an available semaphore, a one appears at the same semaphore address on the right port. That semaphore can now only be modified by the side showing zero (the left port in this case). If the left port now relinquishes control by writing a one to the semaphore, the semaphore is set to one for both sides. However, if the right port had requested the semaphore (written a zero) while the left port had control, the right port would immediately own the semaphore as soon as the left port released it. Semaphore Operation Example on page 18 shows sample semaphore operations.

When reading a semaphore, all sixteen/eighteen data lines output the semaphore value. The read value is latched in an output register to prevent the semaphore from changing state during a write from the other port. If both ports attempt to access the semaphore within t<sub>SPS</sub> of each other, the semaphore is definitely obtained by one side or the other, but there is no guarantee which side controls the semaphore.



## **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested. Storage temperature ......-65 °C to +150 °C Ambient temperature with power applied ......-55 °C to +125 °C Supply voltage to ground potential .....-0.5 V to +4.6 V DC voltage applied to outputs in High Z state ......-0.5 V to V<sub>CC</sub> + 0.5 V

DC input voltage [8]	0.5 V to V <sub>CC</sub> + 0.5 V
Output current into outputs (LOW)	20 mA
Static discharge voltage	> 1100 V
Latch-up current	> 200 mA

## **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>		
Commercial	0 °C to +70 °C	$3.3~V\pm300~mV$		
Industrial [9]	–40 °C to +85 °C	3.3 V ± 300 mV		

## **Electrical Characteristics**

Over the Operating Range

			CY	7C02	7V/027	AV/02	8V/CY	7C037	AV/C	Y7C03	8V	
Parameter	Description			-15			-20			-25		
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
V <sub>OH</sub>	Output HIGH voltage (V <sub>CC</sub> = Min., I <sub>C</sub>	<sub>DH</sub> = -4.0 mA)	2.4	_		2.4	-	_	2.4	-	_	V
$V_{OL}$	Output LOW voltage ( $V_{CC}$ = Min., $I_{O}$	<sub>H</sub> = +4.0 mA)	_		0.4	_		0.4	-		0.4	V
V <sub>IH</sub>	Input HIGH voltage		2.2		_	2.2		_	2.2		_	V
V <sub>IL</sub>	Input LOW voltage		_		8.0	_		0.8	_		0.8	V
I <sub>IX</sub>	Input leakage current		-5		5	-5		5	-5		5	μΑ
I <sub>OZ</sub>	Output leakage current	-10		10	-10		10	-10		10	μΑ	
I <sub>CC</sub>	Operating current	Commercial	_	125	185	_	120	175		115	165	mA
	(V <sub>CC</sub> = Max., I <sub>OUT</sub> = 0 mA) outputs disabled	Industrial <sup>[9]</sup>		_			140	195		-	_	mA
I <sub>SB1</sub>	Standby current	Commercial		35	50		35	45		30	40	mA
	(Both ports TTL level) CE <sub>L</sub> & CE <sub>R</sub> ≥ $V_{IH}$ , $f = f_{MAX}$	Industrial <sup>[9]</sup>		-	_		45	55		-	_	mA
I <sub>SB2</sub>	Standby current	Commercial		80	120		75	110		65	95	mA
	$\frac{(One \ port \ TTL \ level)}{CE_L \   \ CE_R \ge V_{IH}, \ f = f_{MAX}}$	Industrial <sup>[9]</sup>		_			85	120		-	_	mA
I <sub>SB3</sub>	Standby current	Commercial		10	250		10	250		10	250	μΑ
	(Both ports CMOS level) $CE_L \& CE_R \ge V_{CC} - 0.2 \text{ V, f = 0}$	Industrial <sup>[9]</sup>		-	_		10	250		Ī	_	μА
I <sub>SB4</sub>	Standby current	Commercial		75	105		70	95		60	80	mA
	$\frac{(One\ port\ CMOS\ level)}{CE_L\  \ CE_R\ge V_{IH},\ f=f_{MAX}^{}[10]}$	Industrial <sup>[9]</sup>		-	_		80	105			_	mA

## Capacitance

Parameter [11]	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = 3.3 \text{V}$	10	pF
C <sub>OUT</sub>	Output capacitance		10	pF

- 8. Pulse width < 20 ns.
- 9. Industrial parts are available in CY7C028V and CY7C038V, CY7C027V/027AV only.
- 10. f<sub>MAX</sub> = 1/t<sub>RC</sub> = All inputs cycling at f = 1/t<sub>RC</sub> (except output enable), f = 0 means no address or control lines change. This applies only to inputs at CMOS level standby I<sub>SB3</sub>.

  11. Tested initially and after any design or process changes that may affect these parameters.




## **AC Test Loads and Waveforms**

OUTPUT

C = 30 pF

R1 = 590  $\Omega$ R2 = 435  $\Omega$ 

Figure 3. AC Test Loads and Waveforms




(a) Normal Load (Load 1)

(b) Thévenin Equivalent (Load 1)

ALL INPUTPULSES

(c) Three-State Delay (Load 2) (Used for t<sub>LZ</sub>, t<sub>HZ</sub>, t<sub>HZWE</sub>, & t<sub>LZWE</sub> including scope and jig)




## **Data Retention Mode**

The CY7C027V/027AV/028V and CY7037AV/038V are designed with battery backup in mind. Data retention voltage and supply current are guaranteed over temperature. The following rules ensure data retention:

- 1. Chip Enable ( $\overline{\text{CE}}$ ) must be held HIGH during data retention, within V<sub>CC</sub> to V<sub>CC</sub> 0.2 V
- 2.  $\overline{\text{CE}}$  must be kept between V<sub>CC</sub> 0.2 V and 70% of V<sub>CC</sub> during the power up and power down transitions
- 3. The RAM can begin operation  $>t_{RC}$  after  $V_{CC}$  reaches the minimum operating voltage (3.0 V)

## **Timing**



Parameter	Test Conditions [12]	Max	Unit
ICC <sub>DR1</sub>	At VCC <sub>DR</sub> = 2 V	50	μА

Note

12. $\overline{\text{CE}}$  = V<sub>CC</sub>, V<sub>in</sub> = GND to V<sub>CC</sub>, T<sub>A</sub> = 25° C. This parameter is guaranteed but not tested.



# **Switching Characteristics**

Over the Operating Range

[12]		CY7C027V/027AV/028V/ CY7C037AV/CY7C038V							
Parameter [13]	Description	-	15	5 -2		-2	25	Unit	
		Min	Max	Min	Max	Min	Max	1	
Read Cycle									
t <sub>RC</sub>	Read cycle time	15	-	20	-	25	-	ns	
t <sub>AA</sub>	Address to data valid	_	15	-	20	_	25	ns	
t <sub>OHA</sub>	Output hold from address change	3	-	3	-	3	-	ns	
t <sub>ACE</sub> <sup>[14]</sup>	CE LOW to data valid	_	15	_	20	_	25	ns	
t <sub>DOE</sub>	OE LOW to data valid	_	10	_	12	_	13	ns	
t <sub>LZOE</sub> [15, 16, 17]	OE LOW to Low Z	3	_	3	_	3	_	ns	
t <sub>HZOE</sub> [15, 16, 17]	OE HIGH to High Z	-	10	_	12	_	15	ns	
t <sub>LZCE</sub> [15, 16, 17]	CE LOW to Low Z	3	_	3	_	3	_	ns	
t <sub>HZCE</sub> [15, 16, 17]	CE HIGH to High Z	-	10	_	12	_	15	ns	
t <sub>PU</sub> <sup>[17]</sup>	CE LOW to power-up	0	_	0	_	0	_	ns	
t <sub>PD</sub> <sup>[17]</sup>	CE HIGH to power-down	_	15	_	20	_	25	ns	
t <sub>ABE</sub> <sup>[14]</sup>	Byte enable access time	_	15	_	20	_	25	ns	
Write Cycle	'			·I	I				
t <sub>WC</sub>	Write cycle time	15	_	20	_	25	_	ns	
t <sub>SCE</sub> <sup>[14]</sup>	CE LOW to write end	12	_	16	-	20	_	ns	
t <sub>AW</sub>	Address valid to write end	12	_	16	_	20	_	ns	
t <sub>HA</sub>	Address hold from write end	0	_	0	_	0	_	ns	
t <sub>SA</sub> <sup>[14]</sup>	Address setup to write start	0	_	0	_	0	_	ns	
t <sub>PWE</sub>	Write pulse width	12	_	17	_	22	_	ns	
t <sub>SD</sub>	Data setup to write end	10	_	12	_	15	-	ns	
t <sub>HD</sub>	Data hold from write end	0	_	0	_	0	-	ns	
t <sub>HZWE</sub> [16, 17]	R/W LOW to High Z	_	10	_	12	_	15	ns	
t <sub>I ZWE</sub> [16, 17]	R/W HIGH to Low Z	3	_	3	_	3	_	ns	
t <sub>WDD</sub> <sup>[18]</sup>	Write pulse to data delay	-	30	_	40	-	50	ns	
t <sub>DDD</sub> <sup>[18]</sup>	Write data valid to read data valid	_	25	-	30	_	35	ns	

<sup>13.</sup> Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and output loading of the specified I<sub>Q</sub>/I<sub>QH</sub> and 30 pF load capacitance.

14. To access RAM, CE=L, UB=L, SEM=H. To access semaphore, CE=H and SEM=L. Either condition must be valid for the entire t<sub>SCE</sub> time.

15. At any given temperature and voltage condition for any given device, t<sub>HZCE</sub> is less than t<sub>LZCE</sub> and t<sub>HZOE</sub> is less than t<sub>LZCE</sub>.

16. Test conditions used are Load 2.

 <sup>17.</sup> This parameter is guaranteed by design, but it is not production tested. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Figure 11.
 18. t<sub>BDD</sub> is a calculated parameter and is the greater of t<sub>WDD</sub>-t<sub>PWE</sub> (actual) or t<sub>DDD</sub>-t<sub>SD</sub> (actual).



# **Switching Characteristics(continued)**

Over the Operating Range

		CY7C027V/027AV/028V/ CY7C037AV/CY7C038V						
Parameter [13]	Description	-15		-20		-25		Unit
		Min	Max	Min	Max	Min	Max	
Busy Timing	[19]		•	•	•		•	,
t <sub>BLA</sub>	BUSY LOW from address match	_	15	_	20	_	20	ns
t <sub>BHA</sub>	BUSY HIGH from address mismatch	-	15	_	20	-	20	ns
t <sub>BLC</sub>	BUSY LOW from CE LOW	_	15	-	20	_	20	ns
t <sub>BHC</sub>	BUSY HIGH from CE HIGH	_	15	-	16	_	17	ns
t <sub>PS</sub>	Port setup for priority	5	-	5	-	5	-	ns
t <sub>WB</sub>	R/W HIGH after BUSY (Slave)	0	-	0	-	0	_	ns
t <sub>WH</sub>	R/W HIGH after BUSY HIGH (Slave)	13	-	15	-	17	_	ns
t <sub>BDD</sub> <sup>[20]</sup>	BUSY HIGH to data valid	_	15	-	20	_	25	ns
Interrupt Tim	ning <sup>[19]</sup>		•	•	•		•	,
t <sub>INS</sub>	INT set time	_	15	_	20	_	20	ns
t <sub>INR</sub>	INT reset time	_	15	_	20	_	20	ns
Semaphore 7	Timing		•	•	•		•	,
t <sub>SOP</sub>	SEM flag update pulse (OE or SEM)	10	_	10	_	12	_	ns
t <sub>SWRD</sub>	SEM flag write to read time	5	-	5	_	5	_	ns
t <sub>SPS</sub>	SEM flag contention window	5	-	5	_	5	_	ns
t <sub>SAA</sub>	SEM address access time	-	15	_	20	_	25	ns

<sup>19.</sup> For information on port-to-port delay through RAM cells from writing port to reading port, refer to Figure 11 waveform. 20. t<sub>BDD</sub> is a calculated parameter and is the greater of t<sub>WDD</sub>-t<sub>PWE</sub> (actual) or t<sub>DDD</sub>-t<sub>SD</sub> (actual).



## **Switching Waveforms**

Figure 4. Read Cycle No. 1 (Either Port Address Access) [21, 22, 23]




Figure 5. Read Cycle No. 2 (Either Port CE/OE Access) [21, 24, 25]





Figure 6. Read Cycle No. 3 (Either Port)  $^{[21,\ 23,\ 24,\ 25]}$ 



### Notes

- 21.  $R/\overline{W}$  is HIGH for read cycles.
- 22. <u>Device</u> is continuously selected  $\overline{CE} = V_{\parallel}$  and  $\overline{UB}$  or  $\overline{LB} = V_{\parallel}$ . This waveform cannot be used for semaphore reads.

- 24. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.

  25. To access RAM,  $\overline{CE} = V_{\parallel L}$ ,  $\overline{UB}$  or  $\overline{LB} = V_{\parallel L}$ ,  $\overline{SEM} = V_{\parallel H}$ . To access semaphore,  $\overline{CE} = V_{\parallel H}$ ,  $\overline{SEM} = V_{\parallel L}$ .



Figure 7. Write Cycle No. 1: R/W Controlled Timing [26, 27, 28, 29]





Figure 8. Write Cycle No. 2: CE Controlled Timing [26, 27, 28, 34]



- 26. R/W must be HIGH during all address transitions.

- 26. R/W must be HIGH during all address transitions.
  27. A write occurs during the overlap (t<sub>SCE</sub> or t<sub>PWE</sub>) of a LOW CE or SEM and a LOW UB or LB.
  28. t<sub>HA</sub> is measured from the earlier of CE or R/W or (SEM or R/W) going HIGH at the end of write cycle.
  29. If OE is LOW during a R/W controlled write cycle, the write pulse width must be the larger of t<sub>PWE</sub> or (t<sub>HZWE</sub> + t<sub>SD</sub>) to allow the I/O drivers to turn off and data to be placed on the bus for the required t<sub>SD</sub>. If OE is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t<sub>PWE</sub>.
  30. To access RAM, CE = V<sub>II</sub>, SEM = V<sub>II</sub>, SEM = V<sub>II</sub>.
  31. To access upper byte, CE = V<sub>II</sub>, LB = V<sub>II</sub>, SEM = V<sub>II</sub>.
  32. Transition is measured ±500 mV from steady state with a 5 pF load (including scope and jig). This parameter is sampled and not 100% tested.
  33. During this paried, the I/O pines are in the out with state, and input signals must not be applied.

- 33. During this period, the I/O pins are in the output state, and input signals must not be applied.

  34. If the CE or SEM LOW transition occurs simultaneously with or after the RW LOW transition, the outputs remain in the high impedance state.



Figure 9. Semaphore Read After Write Timing, Either Side [35]





Figure 10. Timing Diagram of Semaphore Contention  $^{[36,\ 37,\ 38]}$ 



<sup>35.</sup>  $\overline{\text{CE}}$  = HIGH for the duration of the above timing (both write and read cycle). 36. I/O<sub>0R</sub> = I/O<sub>0L</sub> = LOW (request semaphore);  $\overline{\text{CE}}_{R}$  =  $\overline{\text{CE}}_{L}$  = HIGH. 37. Semaphores are reset (available to both ports) at cycle start.

<sup>38.</sup> If t<sub>SPS</sub> is violated, the semaphore is definitely obtained by one side or the other, but which side gets the semaphore is unpredictable.



Figure 11. Timing Diagram of Read with BUSY (M/S = HIGH) [39]




Figure 12. Write Timing with Busy Input ( $M/\overline{S} = LOW$ )






Figure 13. Busy Timing Diagram No. 1 ( $\overline{\text{CE}}$  Arbitration) [40]





Figure 14. Busy Timing Diagram No. 2 (Address Arbitration)  $^{[40]}$ 

– t<sub>BHC</sub> →


 $t_{BLC}$ 

## Left Address Valid First:

BUSYL



## **Right Address Valid First:**




### Note

<sup>40.</sup> If t<sub>PS</sub> is violated, the busy signal is asserted on one side or the other, but there is no guarantee to which side BUSY is asserted.



Figure 15. Interrupt Timing Diagrams



### Notes

<sup>41.</sup>  $t_{HA}$  depends on which enable pin  $(\overline{CE}_L \text{ or } \overline{R/W}_L)$  is <u>deasserted first</u>.
42.  $t_{INS}$  or  $t_{INR}$  depends on which enable pin  $(\overline{CE}_L \text{ or } R/W_L)$  is asserted last.



# **Non-Contending Read/Write**

		Inp	uts			Ou	ıtputs	
CE	R/W	OE	UB	LB	SEM	I/O <sub>9</sub> -I/O <sub>17</sub>	I/O <sub>0</sub> –I/O <sub>8</sub>	Operation
Н	Х	Х	Х	Х	Н	High Z	High Z	Deselected: Power-down
Х	Х	Х	Н	Н	Н	High Z	High Z	Deselected: Power-down
L	L	Х	L	Н	Н	Data in	High Z	Write to upper byte only
L	L	Х	Н	L	Н	High Z	Data in	Write to lower byte only
L	L	Х	L	L	Н	Data in	Data in	Write to both bytes
L	Н	L	L	Н	Н	Data out	High Z	Read upper byte only
L	Н	L	Н	L	Н	High Z	Data out	Read lower byte only
L	Н	L	L	L	Н	Data out	Data out	Read both bytes
Х	Х	Н	Х	Х	Х	High Z	High Z	Outputs disabled
Н	Н	L	Х	Х	L	Data out	Data out	Read data in semaphore flag
Х	Н	L	Н	Н	L	Data out	Data out	Read data in semaphore flag
Н		Х	Х	Х	L	Data in	Data in	Write D <sub>IN0</sub> into semaphore flag
Х		Х	Н	Н	L	Data in	Data in	Write D <sub>IN0</sub> into semaphore flag
L	Х	Х	L	Х	L			Not allowed
L	Х	Х	Х	L	L			Not allowed

# **Interrupt Operation Example**

(Assumes  $\overline{BUSY}_L = \overline{BUSY}_R = HIGH)^{[43]}$ 

		Left Port				Right Port				
Function	R/W <sub>L</sub>	CEL	OEL	A <sub>0L-14L</sub>	INT	R/W <sub>R</sub>	CER	OER	A <sub>0R-14R</sub>	INT <sub>R</sub>
Set right INT <sub>R</sub> flag	L	L	Х	7FFF	Х	Х	Х	Х	Х	L <sup>[44]</sup>
Reset right INT <sub>R</sub> flag	Х	Х	Х	X	Х	Х	L	L	7FFF	H <sup>[45]</sup>
Set left INT <sub>L</sub> flag	Х	Х	Х	Х	L <sup>[45]</sup>	L	L	Х	7FFE	Х
Reset left INT <sub>L</sub> flag	Х	L	L	7FFE	H <sup>[44]</sup>	Х	Х	Х	Х	Х

 $43.\,A_{0l=15l}$  and  $A_{0R=15R}$  FFFF/FFFE for the CY7C028V/038V. 44. If  $\frac{BUSY_{l}}{BUSY_{R}}$ =L, then no change. 45. If  $\frac{BUSY_{R}}{BUSY_{R}}$ =L, then no change.



# **Semaphore Operation Example**

Function	I/O <sub>0</sub> -I/O <sub>17</sub> Left	I/O <sub>0</sub> -I/O <sub>17</sub> Right	Status
No action	1	1	Semaphore free
Left port writes 0 to semaphore	0	1	Left port has semaphore token
Right port writes 0 to semaphore	0	1	No change. Right side has no write access to semaphore
Left port writes 1 to semaphore	1	0	Right port obtains semaphore token
Left port writes 0 to semaphore	1	0	No change. Left port has no write access to semaphore
Right port writes 1 to semaphore	0	1	Left port obtains semaphore token
Left port writes 1 to semaphore	1	1	Semaphore free
Right port writes 0 to semaphore	1	0	Right port has semaphore token
Right port writes 1 to semaphore	1	1	Semaphore free
Left port writes 0 to semaphore	0	1	Left port has semaphore token
Left port writes 1 to semaphore	1	1	Semaphore free



# **Ordering Information**

# 32 K × 16 3.3 V Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15	5 CY7C027V-15AXC A100		100-Pin Pb-free Thin Quad Flat Pack	Commercial
	CY7C027V-15AXI	A100	100-Pin Pb-free Thin Quad Flat Pack	Industrial
20	CY7C027V-20AC	A100	100-Pin Thin Quad Flat Pack	Commercial
	CY7C027V-20AXC	A100	100-Pin Pb-free Thin Quad Flat Pack	Commercial
25	CY7C027V-25AC	A100	100-Pin Thin Quad Flat Pack	Commercial
	CY7C027V-25AXC	A100	100-Pin Pb-free Thin Quad Flat Pack	Commercial
	CY7C027AV-25AXI	A100	100-Pin Pb-free Thin Quad Flat Pack	Industrial

## 64 K × 16 3.3 V Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15	15 CY7C028V-15AXC		100-Pin Pb-free Thin Quad Flat Pack	Commercial
	CY7C028V-15AXI	A100	100-Pin Pb-free Thin Quad Flat Pack	Industrial
20	CY7C028V-20AXC	A100	100-Pin Pb-free Thin Quad Flat Pack	Commercial
	CY7C028V-20AI	A100	100-Pin Thin Quad Flat Pack	Industrial
	CY7C028V-20AXI	A100	100-Pin Pb-free Thin Quad Flat Pack	Industrial
25	CY7C028V-25AC	A100	100-Pin Thin Quad Flat Pack	Commercial
	CY7C028V-25AXC	A100	100-Pin Pb-free Thin Quad Flat Pack	Commercial

## 32 K × 18 3.3 V Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code Package Name		Package Type	Operating Range
20	CY7C037AV-20AXC A100		100-Pin Pb-free Thin Quad Flat Pack	Commercial
	CY7C037AV-20AXI A100		100-Pin Pb-free Thin Quad Flat Pack	Industrial


# 64 K × 18 3.3 V Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
20	CY7C038V-20AXI	A100	100-Pin Pb-free Thin Quad Flat Pack	Industrial

Document Number: 38-06078 Rev. \*G Page 19 of 24




## **Ordering Code Definitions**





# **Package Diagram**

Figure 16. 100-Pin Pb-Free Thin Plastic Quad Flat Pack (TQFP) A100



51-85048 \*G



# **Acronyms**

Acronym	Description
CMOS	complementary metal oxide semiconductor
I/O	input/output
SRAM	static random access memory
TQFP	thin quad plastic flatpack

## **Document Conventions**

## **Units of Measure**

Symbol	Unit of Measure		
°C	degree Celsius		
MHz	mega hertz		
μΑ	microamperes		
mA	milliamperes		
mV	millivolts		
ns	nanoseconds		
Ω	ohms		
pF	picofarad		
V	volts		
W	watts		



# **Document History Page**

	ocument Title: CY7C027V/027AV/028V/CY7C037AV/038V, 3.3 V 32 K / 64 K × 16 / 18 Dual-Port Static RAM ocument Number: 38-06078				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change	
**	237626	YDT	6/30/04	Converted data sheet from old spec 38-00670 to conform with new data sheet. Removed cross information from features section	
*A	259110	JHX	See ECN	Added Pb-Free packaging information.	
*B	2623540	VKN / PYRS	12/17/08	Added CY7C027VN, CY7C027AV and CY7C037AV parts Updated Ordering information table	
*C	2897217	RAME	03/22/2010	Updated Ordering Information Updated Package Diagram	
*D	3093542	ADMU	11/25/2010	Removed information on CY7C027VN and CY7C037V Updated as per new template Added Acronyms and Units of Measure table Added Ordering Code Definitions Updated all footnotes	
*E	3403652	ADMU	10/14/2011	removed pruned parts CY7C027V-25AI, CY7C038V-20AI from Ordering Information Updated Package Diagram.	
*F	3845411	ADMU	01/29/2013	Updated Ordering Information (Updated part numbers). Updated Package Diagram: spec 51-85048 – Changed revision from *E to *G.	
*G	3896090	ADMU	02/05/2013	Updated Ordering Information (Updated part numbers).	



## Sales, Solutions, and Legal Information

### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

### **Products**

Automotive cypress.com/go/automotive cypress.com/go/clocks
Interface cypress.com/go/interface cypress.com/go/powerpsoc

cypress.com/go/plc

Memory cypress.com/go/memory

Optical & Image Sensing cypress.com/go/image

PSoC cypress.com/go/psoc

Touch Sensing cypress.com/go/touch

USB Controllers cypress.com/go/USB

Wireless/RF cypress.com/go/wireless

### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2009-2013. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.