SCES070G - JUNE 1996 - REVISED MAY 1999

 Members of the Texas Instruments Widebus™ Family 	SN54ALVTH16244 WD PACKAGE SN74ALVTH16244 DGG, DGV, OR DL PACKAGE (TOP VIEW)
 State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static-Power 	$1\overline{OE}\begin{bmatrix} 1 & 48 \\ 1 & 48 \end{bmatrix} 2\overline{OE}$ $1Y1\begin{bmatrix} 2 & 47 \end{bmatrix} 1A1$
Dissipation	1Y1 U 2 47 U 1A1 1Y2 U 3 46 U 1A2
• 5-V I/O Compatible	GND 4 45 GND
• High Drive Capability (-32 mA/64 mA)	1Y3 5 44 1A3
• Support Mixed-Mode Signal Operation (5-V	1Y4 🛛 6 43 🗋 1A4
Input and Output Voltages With 3.3-V V_{CC})	V_{CC}
 Support Unregulated Battery Operation 	2Y1 8 41 2A1
Down to 2.3 V	
 Typical V_{OLP} (Output Ground Bounce) 	GND 10 39 GND 2Y3 11 38 2A3
< 0.8 V at V_{CC} = 3.3 V, T _A = 25°C	2Y3U 11 36U 2A3 2Y4 [12 37] 2A4
 Auto3-State Eliminates Bus Current 	3Y1 1 13 36 3A1
Loading When Voltage at the Output	3Y2 4 14 35 3A2
Exceeds V _{CC}	GND 🛛 15 34 🕽 GND
 I_{off} and Power-Up 3-State Support Hot 	3Y3 🛛 16 🛛 33 🗋 3A3
Insertion	3Y4 🛛 17 🛛 32 🛛 3A4
 Bus Hold on Data Inputs Eliminates the 	
Need for External Pullup/Pulldown	4Y1 19 30 4A1
Resistors	
 Latch-Up Performance Exceeds 250 mA Per 	GND 21 28 GND 4Y3 22 27 4A3
JESD 17	4Y3 [22 27] 4A3 4Y4 [23 26] 4A4
 ESD Protection Exceeds 2000 V Per 	474 [] 23 26 [] 4A4 4OE [] 24 25 [] 3OE
MIL-STD-883, Method 3015; Exceeds 200 V	40E 1 ²⁴ ²⁰ ¹ 30E

- Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic 300-mil • Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), Thin Very Small-Outline (DGV) Packages, and 380-mil Fine-Pitch Ceramic Flat (WD) Package
- NOTE: For tape and reel order entry: The DGGR package is abbreviated to GR, and the DGVR package is abbreviated to VR.

description

The 'ALVTH16244 devices are 16-bit buffers/line drivers designed for 2.5-V or 3.3-V V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters



Copyright © 1999, Texas Instruments Incorporated

description (continued)


When V_{CC} is between 0 and 1.2 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.2 V, the output-enable (\overline{OE}) input should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

The SN54ALVTH16244 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ALVTH16244 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE (each buffer)										
INPUTS OUTPUT										
OE	Α	Y								
L	Н	Н								
L	L	L								
Н	Х	Z								

logic diagram (positive logic)





SCES070G - JUNE 1996 - REVISED MAY 1999

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions, V_{CC} = 2.5 V ± 0.2 V (see Note 3)

			SN54ALVT	H16244	SN74ALVT	H16244	UNIT
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		2.3	2.7	2.3	2.7	V
VIH	High-level input voltage		1.7	N	1.7		V
VIL	Low-level input voltage			0.7		0.7	V
VI	Input voltage		0	5.5	0	5.5	V
ЮН	High-level output current		A	-6		-8	mA
	Low-level output current		200	6		8	mA
IOL	Low-level output current; current duty cycle \leq 50%; f \geq	1 kHz	0%	18		24	IIIA
Δt/Δv	Input transition rise or fall rate	Outputs enabled	9	10		10	ns/V
Δt/ΔVCC	Power-up ramp rate		200		200		μs/V
Т _А	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCES070G - JUNE 1996 - REVISED MAY 1999

recommended operating conditions, V_CC = 3.3 V \pm 0.3 V (see Note 3)

			SN54ALVT	H16244	SN74ALVT	H16244	UNIT
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		3	3.6	3	3.6	V
VIH	High-level input voltage	2	N.	2		V	
VIL	Low-level input voltage		0.8		0.8	V	
VI	Input voltage	0	5.5	0	5.5	V	
IOH	High-level output current		7	-24		-32	mA
	Low-level output current		202	24		32	mA
IOL	Low-level output current; current duty cycle \leq 50%; f \geq	≥ 1 kHz	20%	48		64	IIIA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled	9	10		10	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate		200		200		μs/V
Т _А	Operating free-air temperature	-55	125	-40	85	°C	

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCES070G - JUNE 1996 - REVISED MAY 1999

electrical characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted)

PARAMETER		TEOTO		SN54	ALVTH1	6244	SN74	ALVTH1	6244	UNIT
PAI	RAMETER	TEST CO	ONDITIONS	MIN	түр†	MAX	MIN	TYP [†]	MAX	UNII
VIK		V _{CC} = 2.3 V,	lj = –18 mA		-1.2			-1.2		
		V_{CC} = 2.3 V to 2.7 V,	I _{OH} = -100 μA	V _{CC} –0	.2		V _{CC} -0	.2		
VOH		V _{CC} = 2.3 V	I _{OH} = -6 mA	1.8						V
		VCC = 2.3 V	I _{OH} =8 mA				1.8			
		V_{CC} = 2.3 V to 2.7 V,	I _{OL} = 100 μA			0.2			0.2	
			$I_{OL} = 6 \text{ mA}$			0.4				
VOL		V _{CC} = 2.3 V	I _{OL} = 8 mA						0.4	V
		VCC = 2.5 V	I _{OL} = 18 mA			0.5				
			I _{OL} = 24 mA						0.5	
	Control inputs	V _{CC} = 2.7 V,	$V_{I} = V_{CC} \text{ or } GND$			±1			±1	
1.	Control inputs	$V_{CC} = 0 \text{ or } 2.7 \text{ V},$	V _I = 5.5 V			3 10			10	μA
li –	Data inputs	V _{CC} = 2.7 V	$V_I = V_{CC}$		Ľ,	1			1	μА
	Data inputs	VCC = 2.7 V	$V_{I} = 0$		P	-5			-5	
loff		V _{CC} = 0,	V_{I} or $V_{O} = 0$ to 4.5 V		1				±100	μΑ
		V a a - 2 2 V	V _I = 0.7 V		3 115			115		
ll(hold)	Data inputs	V _{CC} = 2.3 V	V _I = 1.7 V		O –10			-10		
()		V _{CC} = 2.7 V [‡] ,	V _I = 0 to 2.7 V	Q		±300			±300	
IEX§		V _{CC} = 2.3 V,	V _O = 5.5 V			125			125	μΑ
IOZ(PU	/PD) [¶]	$V_{CC} \le 1.2 \text{ V}, V_O = \frac{0.5}{0.5} \text{ V}$ VI = GND or V _{CC} , OE =	/ to V _{CC} , don't care			±100			±100	μA
IOZH		V _{CC} = 2.7 V	V _O = 2.3 V, V _I = 0.7 V or 1.7 V			5			5	μA
IOZL		V _{CC} = 2.7 V	V _O = 0.5 V, V _I = 0.7 V or 1.7 V			-5			-5	μΑ
		V _{CC} = 2.7 V,	Outputs high		0.04	0.1		0.04	0.1	
ICC			Outputs low		2.3	4.5		2.3	4.5	mA
			Outputs disabled		0.04	0.1		0.04	0.1	
Ci		V _{CC} = 2.5 V,	V _I = 2.5 V or 0		3			3		pF
Co		V _{CC} = 2.5 V,	V _O = 2.5 V or 0		6			6		pF

[†] All typical values are at V_{CC} = 2.5 V, T_A = 25°C.

[‡] This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

 $\$ Current into an output in the high state when V_O > V_{CC}

¶ High-impedance state during power up/power down



SCES070G - JUNE 1996 - REVISED MAY 1999

electrical characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V ± 0.3 V (unless otherwise noted)

PARAMETER		TEAT	CONDITIONS	SN54	ALVTH1	6244	SN74	ALVTH1	6244	114117
PAI	RAMETER	IEST	CONDITIONS	MIN	TYP†	MAX	MIN	түр†	MAX	UNIT
VIK		V _{CC} = 3 V,	lj = -18 mA			-1.2			-1.2	V
		V _{CC} = 3 V to 3.6 V,	I _{OH} = -100 μA	V _{CC} -0	.2		V _{CC} -0.	.2		
Vон			I _{OH} = -24 mA	2						V
		V _{CC} = 3 V	I _{OH} = -32 mA				2			
		V _{CC} = 3 V to 3.6 V,	I _{OL} = 100 μA			0.2			0.2	
			I _{OL} = 16 mA						0.4	
			I _{OL} = 24 mA			0.5				v
VOL		$V_{CC} = 3 V$	I _{OL} = 32 mA						0.5	v
			I _{OL} = 48 mA			0.55				
			I _{OL} = 64 mA							
	Controlingute	V _{CC} = 3.6 V,	$V_{I} = V_{CC} \text{ or } GND$			±1			±1	
	Control inputs	V _{CC} = 0 or 3.6 V,	V _I = 5.5 V			10			10	
lj			V _I = 5.5 V			20			20	μA
Data inputs	V _{CC} = 3.6 V	$V_I = V_{CC}$			Å 1			1		
			$V_{I} = 0$		I.	-5			-5	
loff	-	$V_{CC} = 0,$	$V_{I} \text{ or } V_{O} = 0 \text{ to } 4.5 \text{ V}$		Q.				±100	μΑ
			VI = 0.8 V 75				75			
I(hold)	Data inputs	$V_{CC} = 3 V$	V _I = 2 V	-75	2		-75			μΑ
()		V _{CC} = 3.6 V [‡] ,	V _I = 0 to 3.6 V	P	,	±500			±500	
Ι _{ΕΧ} §		V _{CC} = 3 V,	V _O = 5.5 V			125			125	μΑ
IOZ(PU	/PD) [¶]	$V_{CC} \le 1.2 \text{ V}, V_{O} = \frac{0.5}{0.5}$ V _I = GND or V _{CC} , OE	V to V _{CC} , = don't care			±100		-	±100	μA
IOZH		V _{CC} = 3.6 V	$V_{O} = 3 V,$ $V_{I} = 0.8 V \text{ or } 2 V$			5			5	μA
IOZL		V _{CC} = 3.6 V	$V_{O} = 0.5 V,$ $V_{I} = 0.8 V \text{ or } 2 V$			-5			-5	μA
		V _{CC} = 3.6 V,	Outputs high		0.07	0.1		0.07	0.1	
lcc		$I_{O} = 0,$	Outputs low		3.2	5		3.2	5	mA
		$V_{I} = V_{CC} \text{ or } GND$	Outputs disabled		0.07	0.1		0.07	0.1	
∆I _{CC} #		$V_{CC} = 3 V \text{ to } 3.6 V$, Or Other inputs at V_{CC} or	ne input at V _{CC} – 0.6 V, GND			0.4			0.4	mA
Ci		V _{CC} = 3.3 V,	VI = 3.3 V or 0		3			3		pF
Co		V _{CC} = 3.3 V,	V _O = 3.3 V or 0		6			6		pF

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. [‡] This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

Current into an output in the high state when V_O > V_{CC}

 \P High-impedance state during power up/power down

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SN54ALVTH16244, SN74ALVTH16244 2.5-V/3.3-V 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCES070G - JUNE 1996 - REVISED MAY 1999

switching characteristics over recommended operating free-air temperature range, C_L = 30 pF, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	то	SN54ALVT	H16244	SN74ALVT	UNIT		
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	UNIT	
^t PLH	٨	V	1	3.1	1	3	ns	
^t PHL	A		1	3.6	1	3.5	115	
^t PZH	OE	V	1.1	2 6	1.1	5.9	ns	
tPZL	UE	I	1.19	4.8	1.1	4.7	115	
^t PHZ	OE	v	1,5	4.5	1.5	4.4	ns	
^t PLZ	UE		Q 1	3.5	1	3.4	115	

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 2)

PARAMETER	FROM	то	SN54ALVTH	16244	SN74ALVT	UNIT		
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX		
^t PLH	А	V	1	2.6	1	2.4	ns	
^t PHL	~	I	1 4	2.6	1	2.5	115	
^t PZH		V	1,2	3.9	1	3.8	-	
^t PZL	OE	T	5	3	1	2.9	ns	
^t PHZ	OE	v	1,5	4.3	1.5	4.2	ns	
^t PLZ	UE	•	2 1.5	3.7	1.5	3.6	113	



SCES070G - JUNE 1996 - REVISED MAY 1999



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Q = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



SN54ALVTH16244, SN74ALVTH16244 2.5-V/3.3-V 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCES070G – JUNE 1996 – REVISED MAY 1999

PARAMETER MEASUREMENT INFORMATION $V_{CC} = 3.3 V \pm 0.3 V$ 0 6 V **S1** O Open **500** Ω From Output TEST **S1** $\wedge \wedge \wedge$ O GND **Under Test** Open tPLH/tPHL $C_L = 50 \text{ pF}$ 6 V tPLZ/tPZL **500** Ω (see Note A) GND tPHZ/tPZH LOAD CIRCUIT tw 3 V 3 V 1.5 V 1.5 V Input Timing 1.5 V 0 V Input 0 V **VOLTAGE WAVEFORMS** PULSE DURATION t_{su} th 3 V Data 3 V 1.5 V 1.5 V Input 1.5 V 1.5 V **Output Control** 0 V 0 V **VOLTAGE WAVEFORMS** SETUP AND HOLD TIMES ^tPZL - tpi 7 Output 3 V 3 V Waveform 1 1.5 V 1.5 V .5 V Input S1 at 6 V V_{OL} + 0.3 V VOL (see Note B) 0 V tPZH -- tPHZ **t**PLH **tPHL** Output VOH VOH Waveform 2 V_{OH} – 0.3 V 1.5 V Output 1.5 V 1.5 V S1 at GND $\approx 0 V$ VOL (see Note B) **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES ENABLE AND DISABLE TIMES** INVERTING AND NONINVERTING OUTPUTS LOW- AND HIGH-LEVEL ENABLING

NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω, t_f \leq 2.5 ns. t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms





PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty		Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		QLY	(2)	(6)	(3)		(4/5)	
74ALVTH16244VRE4	ACTIVE	TVSOP	DGV	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VT244	Samples
SN74ALVTH16244DL	ACTIVE	SSOP	DL	48	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVTH16244	Samples
SN74ALVTH16244DLR	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVTH16244	Samples
SN74ALVTH16244GR	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVTH16244	Samples
SN74ALVTH16244VR	ACTIVE	TVSOP	DGV	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VT244	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

PACKAGE OPTION ADDENDUM

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALVTH16244DLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1
SN74ALVTH16244GR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74ALVTH16244VR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ALVTH16244DLR	SSOP	DL	48	1000	367.0	367.0	55.0
SN74ALVTH16244GR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74ALVTH16244VR	TVSOP	DGV	48	2000	356.0	356.0	35.0

TEXAS INSTRUMENTS

www.ti.com

3-Jun-2022

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74ALVTH16244DL	DL	SSOP	48	25	473.7	14.24	5110	7.87

DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.



DGG0048A

DGG0048A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DGG0048A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate

design recommendations. 8. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated