

# InnoSwitch-EP Family

Off-Line CV/CC Flyback Switcher IC with Integrated 725 V / 900 V MOSFET, Sync-Rect Feedback with Advanced Protection

## Product Highlights

### Highly Integrated, Compact Footprint

- Incorporates flyback controller, 725 V / 900 V MOSFET, secondary-side sensing and synchronous rectification driver
- FluxLink™ integrated, HIPOT-isolated, feedback link
- Exceptional CV accuracy, independent of transformer design or external components
- Excellent multi-output cross regulation with weighted SSR feedback and synch FETs

### EcoSmart™ – Energy Efficient

- <10 mW no-load at 230 VAC when supplied by transformer bias winding
- Easily meets all global energy efficiency regulations

### Advanced Protection / Safety Features

- Primary sensed output OVP
- Secondary sensed output overshoot clamp
- Secondary sensed output OCP to zero output voltage
- Hysteretic thermal shutdown
- Input voltage monitor with accurate brown-in/brown-out and overvoltage protection

### Full Safety and Regulatory Compliance

- 100% production HIPOT compliance testing equivalent to 4.8 kV AC for 1 second
- Reinforced insulation
- Isolation voltage 3,500 VAC for INN26xx series, 4,000 VAC for INN2904
- UL1577 and TUV (EN60950) safety approved
- EN61000-4-8 (100 A/m) and EN61000-4-9 (1000 A/m) compliant

### Green Package

- Halogen free and RoHS compliant

### Applications

- Appliance, industrial, utility meter, smart grid, solar inverters and smart lighting

### Description

The InnoSwitch™-EP family of ICs dramatically simplify the development and manufacturing of low-voltage, high current power supplies, particularly those in compact enclosures or with high efficiency requirements. The InnoSwitch-EP architecture is revolutionary in that the devices incorporate both primary and secondary controllers, with sense elements and a safety-rated feedback mechanism into a single IC.

Close component proximity and innovative use of the integrated communication link permit accurate control of a secondary-side synchronous rectification MOSFET and optimization of primary-side switching to maintain high efficiency across the entire load range. Additionally, the minimal DC bias requirements of the link, enable the system to achieve less than 10 mW no-load to maximize efficiency in standby.




Figure 1. Typical Application/Performance.



Figure 2. High Creepage, Safety-Compliant eSOP-R16B Package.

## Output Power Table

Product <sup>3</sup>	Peak or Open Frame <sup>1,2</sup>	
	725 V MOSFET	
	230 VAC ±15%	85-265 VAC
<b>INN2603K</b>	24 W	15 W
<b>INN2604K</b>	27 W	20 W
<b>INN2605K</b>	35 W	25 W
Product <sup>3</sup>	900 V MOSFET	
	230 VAC ±15%	85-484 VAC
	<b>INN2904K</b>	29 W

Table 1. Output Power Table.

Notes:

1. Minimum continuous power in a typical non-ventilated enclosed typical size adapter measured at 40 °C ambient. Max output power is dependent on the design. With condition that package temperature must be <= 125 °C.
2. Minimum peak power capability.
3. Package: eSOP-R16B.




Figure 3. Primary-Side Controller Block Diagram.




Figure 4. Secondary-Side Controller Block Diagram.

## Pin Functional Description

### DRAIN (D) Pin (Pin 1)

This pin is the power MOSFET drain connection.

### SOURCE (S) Pin (Pin 3-6)

This pin is the power MOSFET source connection. It is also the ground reference for the PRIMARY BYPASS pin.

### PRIMARY BYPASS (BPP) Pin (Pin 7)

It is the connection point for an external bypass capacitor for the primary-side controller IC supply.

### INPUT VOLTAGE MONITOR (V) Pin (Pin 8)

AA 8 M $\Omega$  resistor is tied between the pin and the input bulk capacitor to provide input under and overvoltage protection. This pin should be tied to the PRIMARY BYPASS pin if line UV/OV functionality is not required.

### NO CONNECTION (NC) Pin (Pin 9)

This pin should be left open.

### FORWARD (FWD) Pin (Pin 10)

The connection point to the switching node of the transformer output winding for sensing and other functions.

### OUTPUT VOLTAGE (VOUT) Pin (Pin 11)

This pin is connected directly to the output voltage of the power supply to provide bias to the secondary IC.

### SYNCHRONOUS RECTIFIER DRIVE (SR) Pin (Pin 12)

Connection to external SR FET gate terminal.

### SECONDARY BYPASS (BPS) Pin (Pin 13)

It is the connection point for an external bypass capacitor for the secondary-side controller supply.

### FEEDBACK (FB) Pin (Pin 14)

This pin connects to an external resistor divider to set the power supply CV voltage regulation threshold.

### SECONDARY GROUND (GND) (Pin 15)

Ground connection for the secondary IC.

### ISENSE (IS) Pin (Pin 16)

Connection to the power supply output terminals. An external current sense resistor is connected between this pin and the SECONDARY GROUND pin.

If secondary current sense is not required, the ISENSE pin should be connected to the SECONDARY GROUND pin.

## InnoSwitch-EP Functional Description

The InnoSwitch-EP combines a high-voltage power MOSFET switch, along with both primary-side and secondary-side controllers in one device. It has a novel inductive coupling feedback scheme using the package leadframe and bond wires to provide a reliable and low-cost means to provide accurate direct sensing of the output voltage and output current on the secondary to communicate information to the primary IC. Unlike conventional PWM (pulse width modulated) controllers, it uses a simple ON/OFF control to regulate the output voltage and current. The primary controller consists of an oscillator, a receiver circuit magnetically coupled to the secondary controller, current limit state machine, 5.95 V regulator on the PRIMARY BYPASS pin, overvoltage circuit, current limit selection circuitry, over temperature protection, leading edge blanking and a 725 V / 900 V power MOSFET. The InnoSwitch-EP secondary controller consists of a transmitter circuit that is magnetically coupled to the primary receiver, constant voltage (CV) and constant current (CC) control circuitry, a 4.4 V regulator on the SECONDARY BYPASS pin, synchronous rectifier MOSFET driver, frequency jitter oscillator and a host of integrated protection features. Figures 3 and 4 show the functional block diagrams of the primary and secondary controllers with the most important features.

### PRIMARY BYPASS Pin Regulator

The PRIMARY BYPASS pin has an internal regulator that charges the PRIMARY BYPASS pin capacitor to  $V_{BPP}$  by drawing current from the voltage on the DRAIN pin whenever the power MOSFET is off. The PRIMARY BYPASS pin is the internal supply voltage node. When the power MOSFET is on, the device operates from the energy stored in the PRIMARY BYPASS pin capacitor. Extremely low power consumption of the internal circuitry allows the InnoSwitch-EP to operate continuously from current it takes from the DRAIN pin.

In addition, there is a shunt regulator clamping the PRIMARY BYPASS pin voltage to  $V_{SHUNT}$  when current is provided to the PRIMARY BYPASS pin through an external resistor. This facilitates powering the InnoSwitch-EP externally through a bias winding to decrease the no-load consumption to less than 10 mW (5V output design).

### PRIMARY BYPASS Pin Capacitor Selection

The PRIMARY BYPASS pin can use a ceramic capacitor as small as 0.1  $\mu$ F for decoupling the internal power supply of the device. A larger capacitor size can be used to adjust the current limit. A 1  $\mu$ F capacitor on the PRIMARY BYPASS pin will select a higher current limit equal to the standard current of the next larger device. A 10  $\mu$ F capacitor on the PRIMARY BYPASS pin selects a lower current limit equal to the standard current limit of the next smaller device.

### PRIMARY BYPASS Pin Undervoltage Threshold

The PRIMARY BYPASS pin undervoltage circuitry disables the power MOSFET when the PRIMARY BYPASS pin voltage drops below  $V_{BPP} - V_{BPP(H)}$  in steady-state operation. Once the PRIMARY BYPASS pin voltage falls below this threshold, it must rise back to  $V_{BPP}$  to enable (turn-on) the power MOSFET.

### PRIMARY BYPASS Pin Output Overvoltage Latching Function

The PRIMARY BYPASS pin has an OV protection latching feature. A Zener diode in parallel to the resistor in series with the PRIMARY BYPASS pin capacitor is typically used to detect an overvoltage on the primary bias winding to activate this protection mechanism. In the event the current into the PRIMARY BYPASS pin exceeds ( $I_{SD}$ ) the device will disable the power MOSFET switching. The latching condition is reset by bringing the primary bypass below the reset threshold voltage ( $V_{BPP(RESET)}$ ).




Figure 5. Pin Configuration.

## Over-Temperature Protection

The thermal shutdown circuitry senses the primary die temperature. This threshold is typically set to 142 °C with 75 °C hysteresis. When the die temperature rises above this threshold the power MOSFET is disabled and remains disabled until the die temperature falls by 75 °C, at which point it is re-enabled. A large hysteresis of 75 °C is provided to prevent over-heating of the PC board due to continuous fault condition.

## Current Limit Operation

The current limit circuit senses the current in the power MOSFET. When this current exceeds the internal threshold ( $I_{LIMIT}$ ), the power MOSFET is turned off for the remainder of that switch cycle. The current limit state-machine reduces the current limit threshold by discrete amounts under medium and light loads.

The leading edge blanking circuit inhibits the current limit comparator for a short time ( $t_{LEB}$ ) after the power MOSFET is turned-on. This leading edge blanking time has been set so that current spikes caused by capacitance and secondary-side rectifier reverse recovery time will not cause premature termination of the switching pulse. Each switching cycle is terminated when the Drain current of the primary power MOSFET reaches the current limit of the device.

## Auto-Restart

In the event of a fault condition such as output overload, output short-circuit or external component/pin fault, the InnoSwitch-EP enters into auto-restart (AR) operation. In auto-restart operation the power MOSFET switching is disabled for  $t_{AR(OFF)}$ . There are 2 ways to enter auto-restart:

1. Continuous switching requests from the secondary for time period exceeding  $t_{AR}$ .
2. No requests for switching cycles from the secondary for a time period exceeding  $t_{AR(SK)}$ .

The first condition corresponds to a condition wherein the secondary controller makes continuous cycle requests without a skipped-cycle for more than  $t_{AR}$  time period. The second method was included to ensure that if communication is lost, the primary tries to restart again. Although this should never be the case in normal operation, this can be useful in the case of system ESD events for example where a loss of communication due to noise disturbing the secondary controller, is resolved when the primary restarts after an auto-restart off time.

The auto-restart alternately enables and disables the switching of the power MOSFET until the fault is removed. The auto-restart counter is gated by the switch oscillator in SOA mode the auto-restart off timer may appear to be longer.

The auto-restart counter is reset once the PRIMARY BYPASS pin falls below the undervoltage threshold  $V_{BPP} - V_{BPP(HYS)}$ .

## Safe-Operating-Area (SOA) Protection

In the event there are two consecutive cycles where the primary power MOSFET switch current reaches current limit ( $I_{LM}$ ) within the blanking ( $t_{LEB}$ ) plus the current limit ( $t_{ILD}$ ) delay time, the controller will skip approximately 2.5 cycles or  $\sim 25 \mu\text{sec}$ . This provides sufficient time for reset of the transformer without sacrificing start-up time into large capacitive load. Auto-restart timing is increased when the device is operating in SOA-mode.

## Primary-Secondary Handshake Protocol

At start-up, the primary initially switches without any feedback information (this is very similar to the operation of a standard TOPSwitch™, TinySwitch™ or LinkSwitch™ controllers). If no feedback signals are received during the auto-restart on-time,

the primary goes into auto-restart and repeats. However under normal conditions, the secondary chip will power-up through the FORWARD pin or directly from VOUT and then take over control. From then onwards the secondary is in control of demanding switching cycles when required.

The handshake flowchart is shown in Figure 6 below.

In the event the primary stops switching or does not respond to cycle requests from the secondary during normal operation when the secondary has control, the handshake protocol is initiated to ensure that the secondary is ready to assume control once the primary begins switching again. This protocol for an additional handshake is also invoked in the event the secondary detects that the primary is providing more cycles than were requested.




Figure 6. Primary – Secondary Handshake Flowchart.

The most likely event that could require an additional handshake is when the primary stops switching resulting from a momentary line drop-out or brown-out event. When the primary resumes operation, it will default into a start-up condition and attempt to detect handshake pulses from the secondary.

In the event the secondary does not detect that the primary responds to requests for 14 consecutive cycles, or if the secondary detects that the primary is switching without cycle requests, the secondary controller will initiate a second handshake sequence.

This protection mode also provides additional protection against cross-conduction of the SR MOSFET while the primary is switching. This protection mode also prevents output overvoltage in the event the primary is reset while the secondary is still in control and light/medium load conditions exist.

#### Line Voltage Monitor

The VOLTAGE MONITOR pin is used for input under and overvoltage sensing and protection function.

A 8 M $\Omega$  resistor is tied between the high voltage bulk DC capacitor after the bridge or connected through a set of diodes from the AC side of bridge and small high-voltage capacitor and bleed resistor (for fast AC reset) and VOLTAGE MONITOR pin to enable this function. To disable this function the VOLTAGE MONITOR pin should be tied to the PRIMARY BYPASS pin.

At power-up after the BPP is charged and the  $I_{LM}$  is latched, prior to switching the state of VOLTAGE MONITOR pin current is checked to determine that it is above brown-in ( $I_{UV+}$ ) and below the overvoltage shutdown threshold ( $I_{OV+}$ ) to proceed with start-up.

If during normal operation the VOLTAGE MONITOR pin current falls below the brown-out ( $I_{UV}$ ) threshold and remains below brown-out ( $I_{UV}$ ) for longer than  $t_{UV}$ , the controller enters into auto-restart with a short auto-restart off-time ( $\sim 200$  ms). Switching will only resume once the VOLTAGE MONITOR pin current is above the brown-in threshold ( $I_{UV+}$ ) for a time period exceeding  $\sim 150$  ms.

In the event during normal operation the VOLTAGE MONITOR pin current is above the overvoltage threshold ( $I_{OV+}$ ) for longer than  $t_{OV}$  the controller will enter auto-restart with a short auto-restart off-time ( $\sim 200$  ms). Switching will only resume once the VOLTAGE MONITOR pin current fall below ( $I_{OV}$ ) for a time period exceeding  $\sim 150$  ms.

#### Secondary Controller

Once the device enters the short auto-restart OFF-time, the PRIMARY BYPASS pin will activate an internal bleed to discharge the input bulk capacitor. The feedback driver block is the drive to the FluxLink communication loop transferring switching pulse requests to the primary IC.

As shown in the block diagram in Figure 4, the secondary controller is powered through a 4.45 V Regulator block by either VOUT or FORWARD pin connections to the SECONDARY BYPASS pin. The SECONDARY BYPASS pin is connected to an external decoupling capacitor and fed internally from the regulator block.

The FORWARD pin also connects to the negative edge detection block used for both handshaking and timing to turn on the synchronous rectifier MOSFET (SR FET) connected to the SYNCHRONOUS RECTIFIER DRIVE pin. The FORWARD pin is also used to sense when to turn off the SR FET in discontinuous mode operation when the voltage across the FET on resistance drops below  $V_{SR(TH)}$ .

In continuous mode operation the SR FET is turned off when the pulse request is sent to demand the next switching cycle, providing excellent synchronization free of any overlap for the FET turn-off while operating in continuous mode.

The mid-point of an external resistor divider network between the VOUT and SECONDARY GROUND pins is tied to the FEEDBACK pin to regulate the output voltage. The internal voltage comparator reference voltage is  $V_{REF}$  (1.265 V).

The external current sense resistor connected between IS and SECONDARY GROUND pins is used to regulate the output current in constant current mode. The internal current sense comparator threshold  $IS_{VTH}$  is used to determine the value at which the power supply output current is regulated.

#### Secondary Controller Oscillator

The typical oscillator frequency is internally set to an average frequency of 100 kHz.

The oscillator incorporates circuitry that introduces a small amount of frequency jitter, typically 6 kHz peak-to-peak, to minimize EMI emission. The modulation rate of the frequency jitter is set to 1 kHz to optimize EMI reduction for both average and quasi-peak emissions.

#### Output Overvoltage Protection

In the event the sensed voltage on the FEEDBACK pin is 2% higher than the regulation threshold, a bleed current of  $\sim 10$  mA is applied on the VOUT pin. This bleed current increases to  $\sim 140$  mA in the event the FEEDBACK pin voltage is raised to beyond  $\sim 20\%$  of the internal FEEDBACK pin reference voltage. The current sink on the VOUT pin is intended to discharge the output voltage for momentary overshoot events. The secondary does not relinquish control to the primary during this mode of operation.

#### FEEDBACK Pin Short Detection

In the event the FEEDBACK pin voltage is below the  $V_{FB(OFF)}$  threshold at start-up, the secondary will complete the primary/secondary handshake and will stop requesting pulses to initiate an auto-restart. The secondary will stop requesting cycles for  $t_{AR(SK)}$  to begin primary-side auto-restart of  $t_{AR(OFF)SH}$ . In this condition, the total apparent AR off-time is  $t_{AR(SK)} + t_{AR(OFF)SH}$ . During normal operation, the secondary will stop requesting pulses from the primary to initiate an auto-restart cycle when the FEEDBACK pin voltage falls below  $V_{FB(OFF)}$  threshold. The deglitch filter on the  $V_{FB(OFF)}$  is less than 10  $\mu$ sec.

#### FEEDBACK Pin Auto-Restart Threshold

The FEEDBACK pin also includes a comparator to detect when the output voltage falls below the  $V_{FB(AR)}$  threshold for a duration exceeding  $t_{FB(AR)}$ . Although the detection for auto-restart is on the FEEDBACK pin, the  $V_{FB(AR)}$  threshold is referenced to approximately 2 V below the set output voltage of the power supply. The secondary controller will relinquish control when it detects the FEEDBACK pin has fallen below  $V_{FB(AR)}$  for a time duration longer than  $t_{FB(AR)}$ . This threshold is meant to limit the range of constant current (CC) operation.

#### Output Constant-Current Regulation

The InnoSwitch-EP regulates the output current through a resistor between the ISENSE and SECONDARY GROUND pins. If constant current regulation is not required, this pin must be tied to the GROUND pin.

#### SR Disable Protection

On a cycle by cycle basis the SR is only engaged in the event a cycle was requested by the secondary controller and the negative edge is detected on the FORWARD pin. In the event the voltage on the ISENSE pin exceeds approximately 3 times the  $IS_{VTH}$  threshold, the SR MOSFET drive is disabled until the surge current has diminished to nominal levels.

## InnoSwitch-EP Operation

InnoSwitch-EP devices operate in the current limit mode. When enabled, the oscillator turns the power MOSFET on at the beginning of each cycle. The MOSFET is turned off when the current ramps up to the current limit or when the  $DC_{MAX}$  limit is reached. Since the highest current limit level and frequency of a InnoSwitch-EP design are constant, the power delivered to the load is proportional to the primary inductance of the transformer and peak primary current squared. Hence, designing the supply involves calculating the primary inductance of the transformer for the maximum output power required.

If the InnoSwitch-EP is appropriately chosen for the power level, the current in the calculated inductance will ramp up to current limit before the  $DC_{MAX}$  limit is reached.

InnoSwitch-EP senses the output voltage on the FEEDBACK pin using a resistive voltage divider to determine whether or not to proceed with the next switching cycle. The sequence of cycles is used to determine the current limit. Once a cycle is started, it always completes the cycle. This operation results in a power supply in which the output voltage ripple is determined by the output capacitor, and the amount of energy per switch cycle.




Figure 7. Operation at Near Maximum Loading.




Figure 8. Operation at Moderately Heavy Loading.




Figure 9. Operation at Medium Loading.




Figure 10. Operation at Very Light Load.

**ON/OFF Operation with Current Limit State Machine**

The internal clock of the InnoSwitch-EP runs all the time. At the beginning of each clock cycle, the voltage comparator on the FEEDBACK pin decides whether or not to implement a switch cycle, and based on the sequence of samples over multiple cycles, it determines the appropriate current limit. At high loads, the state machine sets the current limit to its highest value. At lighter loads, the state machine sets the current limit to reduced values.

At near maximum load, InnoSwitch-EP will conduct during nearly all of its clock cycles (Figure 7). At slightly lower load, it will "skip"

additional cycles in order to maintain voltage regulation at the power supply output (Figure 8). At medium loads, cycles will be skipped and the current limit will be reduced (Figure 9). At very light loads, the current limit will be reduced even further (Figure 10). Only a small percentage of cycles will occur to satisfy the power consumption of the power supply.

The response time of the ON/OFF control scheme is very fast compared to PWM control. This provides accurate regulation and excellent transient response.




Figure 11. Power-Up.




Figure 12. Normal Power-Down Timing.

Applications Examples




Figure 13. Universal Input, 12 V, 2 A Power Supply Adapter.

The circuit shown in Figure 13 is a low cost 12 V, 2 A power supply using INN2605K. This single output design features DOE Level 6 and EC CoC 5 compliance. The integration offered by InnoSwitch-EP reduces component count from >50 to only 39.

Bridge rectifier BR1 rectifies the AC input supply. Capacitors C2 and C3 provide filtering of the rectified AC input and together with inductor L1 form a pi-filter to attenuate differential mode EMI. Capacitor C14 connected at the power supply output with output common mode choke to help reduce common mode EMI.

Thermistor RT1 limits the inrush current when the power supply is connected to the input AC supply.

Input fuse F1 provides protection against excess input current resulting from catastrophic failure of any of the components in the power supply. One end of the transformer primary is connected to the rectified DC bus; the other is connected to the drain terminal of the MOSFET inside the InnoSwitch-EP IC (U1).

A low-cost RCD clamp formed by diode D2, resistors R1 and R2, and capacitor C5 limits the peak drain voltage of U1 at the instant of turn-off of the MOSFET inside U1. The clamp helps to dissipate the energy stored in the leakage reactance of transformer T1.

The InnoSwitch-EP IC is self-starting, using an internal high-voltage current source to charge the BPP pin capacitor (C6) when AC is first applied. During normal operation the primary-side block is powered

from an auxiliary winding on the transformer T1. Output of the auxiliary (or bias) winding is rectified using diode D1 and filtered using capacitor C4. Resistor R3 limits the current being supplied to the BPP pin of InnoSwitch IC (U1).

Output regulation is achieved using On/Off control, the number of enabled switching cycles are adjusted based on the output load. At high load, most switching cycles are enabled, and at light load or no-load, most cycled are disabled or skipped. Once a cycle is enabled, the MOSFET will remain on until the primary current ramps to the device current limit for the specific operating state. There are four operating states (current limits) arranged such that the frequency content of the primary current switching pattern remains out of the audible range until at light load where the transformer flux density and therefore audible noise generation is at a very low level.

The secondary-side of the InnoSwitch-EP IC provides output voltage, output current sensing and drive to a MOSFET providing synchronous rectification. The secondary of the transformer is rectified by diode D3 and filtered by capacitors C12 and C11. High frequency ringing during switching transients that would otherwise create radiated EMI is reduced via a snubber (resistor R6 and capacitor C9).

To reduce dissipation in the diode D3, synchronous rectification (SR) is provided by MOSFET Q1. The gate of Q1 is turned on by secondary-side controller inside IC U1, based on the winding voltage sensed via resistor R7 and fed into the FWD pin of the IC.



In continuous conduction mode of operation, the MOSFET is turned off just prior to the secondary-side commanding a new switching cycle from the primary. In discontinuous mode of operation, the power MOSFET is turned off when the voltage drop across the MOSFET falls below a threshold of approximately 24 mV. Secondary-side control of the primary-side power MOSFET avoids any possibility of cross conduction of the two MOSFETs and provides extremely reliable synchronous rectification. As the SR MOSFET is not on for the full switching cycle, a small low current diode is still required (D3) for best in class efficiency.

The secondary-side of the IC is self-powered from either the secondary winding forward voltage or the output voltage. Capacitor C8 connected to the BPS pin of InnoSwitch IC U1, provides decoupling for the internal circuitry.

During CC operation, when the output voltage falls, the device will power itself from the secondary winding directly. During the on-time of the primary-side power MOSFET, the forward voltage that appears across the secondary winding is used to charge the decoupling capacitor C8 via resistor R7 and an internal regulator. This allows output current regulation to be maintained down to ~10 V. Below this level the unit enters auto-restart until the output load is reduced.

Output current is sensed between the IS and GND pins with a threshold of approximately 33 mV to reduce losses. Once the current sense threshold is exceeded the device adjusts the number of switch pulses to maintain a fixed output current. During a fault condition such as short-circuit of output, a large current will flow through the current sense resistors R8 and R9 due to discharge of the output capacitors C12 and C11 through the short-circuit.

The output voltage is sensed via resistor divider R10 and R11. Output voltage is regulated so as to achieve a voltage of 1.265 V on the FEEDBACK pin. Resistor R12 and capacitor C13 form a phase lead network that ensure stable operation and minimize output voltage overshoot and undershoot during transient load conditions. Capacitor C10 provides noise filtering of the signal at the FEEDBACK pin.




Figure 14. Feedback Network.

Better load regulation and lower output ripple can be achieved by matching the time constants of upper and lower feedback divider network. As shown in Figure 14.

$$R_B C_B \cong R_A C_A$$

Resistor R4 and R5 provide line voltage sensing and provide a current to U1, which is proportional to the DC voltage across capacitor C3. At approximately 100 V DC, the current through these resistors exceeds the line undervoltage threshold, which results in enabling of U1. At approximately 435 VDC, the current through these resistors exceeds the line overvoltage threshold, which results in disabling of U1.




Figure 15. RDK-469 Universal Input, 12 V, 1.5 A and 5 V, 0.5 A Dual Output Power Supply.

The circuit shown in Figure 15 is a high performance dual output power supply.

Fuse F1 isolates the circuit and provides protection from component failure and the common mode chokes L1 and L2 with capacitors C1, C2 and C12, provides attenuation for EMI. Bridge rectifier BR1 rectifies the AC line voltage and provides a full wave rectified DC across the filter consisting of C1 and C2. There is no need to use an inrush current limiter in the circuit with the high peak forward surge current rated bridge rectifier, GBL06. The differential inductance of common mode choke L1 with capacitors C1 and C2 provide differential noise filtering.

One side of the transformer primary is connected to the rectified DC bus, the other is connected to the integrated 725 V power MOSFET inside the InnoSwitch-EP IC (U1).

A low-cost RCD clamp formed by D1, R1, R2, and C3 limits the peak drain voltage due to the effects of transformer leakage reactance and output trace inductance.

The IC is self-starting, using an internal high-voltage current source to charge the PRIMARY BYPASS pin capacitor, C4, when AC is first applied. During normal operation the primary-side block is powered from an auxiliary winding on the transformer. The output of this is configured as a flyback winding which is rectified and filtered using diode D2 and capacitor C5, and fed in the BPP pin via a current limiting resistor R3. Radiated EMI caused by resonant ringing across diode D2 is reduced via snubber components R11 and C14. The primary-side overvoltage protection is obtained using Zener diode VR1. In the event of overvoltage at output, the increased voltage at the output of the bias winding cause the Zener diode VR1 to conduct

and triggers the OVP latch in the primary side controller of the InnoSwitch-EP IC.

Resistor R17 and R18 provide line voltage sensing and provide a current to U1, which is proportional to the DC voltage across capacitor C2. At approximately 100 V DC, the current through these resistors exceeds the line undervoltage threshold, which results in enabling of U1. At approximately 460 V DC, the current through these resistors exceeds the line overvoltage threshold, which results in disabling of U1. The secondary side of the InnoSwitch-EP provides output voltage, output current sensing and drive to a MOSFET providing synchronous rectification.

Output rectification for the 5 V output is provided by SR FET Q2. Very low ESR capacitor C16 provides filtering, and Inductor L3 and capacitor C18 form a second stage filter that significantly attenuates the high frequency ripple and noise at the 5 V output.

Output rectification for the 12 V output is provided by SR FET Q1. Very low ESR capacitors C10 provides filtering, and Inductor L4 and capacitor C13 form a second-stage filter that significantly attenuates the high frequency ripple and noise at the 12 V output. C19 and C20 capacitors reduce the radiation EMI noise.

RC snubber networks comprising R16 and C17 for Q2, R7 and C6 for Q1 damp high frequency ringing across SR FETs, which results from leakage inductance of the transformer windings and the secondary trace inductances.

The gates of Q1 and Q2 are turned on based on the winding voltage sensed via R4 and the FWD pin of the IC. In continuous conduction mode operation, the power MOSFET is turned off just prior to the

secondary-side controller commanding a new switching cycle from the primary. In discontinuous mode, the MOSFET is turned off when the voltage drop across the MOSFET falls below a threshold ( $V_{SR(TH)}$ ). Secondary-side control of the primary side MOSFET ensure that it is never on simultaneously with the synchronous rectification MOSFET. The MOSFET drive signal is output on the SR/P pin.

The secondary-side of the IC is self-powered from either the secondary winding forward voltage or the output voltage. The output voltage powers the device, fed into the VO pin and charges the decoupling capacitor C7 via R4 and an internal regulator. The unit enters auto-restart when the sensed output voltage is lower than  $\approx 3$  V.

Resistor R8, R15 and R6 form a voltage divider network that senses the output voltage from both outputs for better cross-regulation. Zener VR2 improves the cross regulation when only the 5 V output is loaded, which results in the 12 V output operating at the higher end of the specification. The InnoSwitch-EP IC has an internal reference of 1.265 V. Feedback compensation networks comprising capacitors C15, C21 and resistors R14, R19 reduce the output ripple voltage. Capacitor C8 provides decoupling from high frequency noise affecting power supply operation. Total output current is sensed by R20 and R21 with a threshold of approximately 33 mV to reduce losses. Once the current sense threshold across these resistors is exceeded the device adjusts the number of switch pulses to maintain a fixed output current.




Figure 16. DER-531 85 V to 484 V Input, 12 V, 1.25 A and 5 V, 0.5 A Dual Output Power Supply.

The circuit shown in Figure 16 is a high performance dual output power supply using INN2904K, which operates over a wide input range of 85 VAC – 484 VAC. The integration offered by InnoSwitch-EP contributes to a low component count of 59 and a high efficiency of 86%. The no-load power is as low as 50 mA.

Fuse F1 isolates the circuit and provides protection from component failure. The common mode choke L1 with capacitors C1, C2, C17 and C18, provides attenuation for EMI. Bridge rectifier BR1 rectifies the AC line voltage and provides a full wave rectified DC across the filter consisting of C1, C2, C17 and C18. Thermistor RT1 is an inrush current limiter in the circuit with the high peak forward surge current rated bridge rectifier. MOV RV1 provides protection from surge events.

One side of the transformer primary is connected to the rectified DC bus, the other is connected to the integrated 900 V power MOSFET inside the InnoSwitch-EP IC (U1).

A low-cost RCD clamp formed by D1, R11, R12, and C7 limits the peak drain voltage due to the effects of transformer leakage reactance and output trace inductance.

The IC is self-starting, using an internal high-voltage current source to charge the PRIMARY BYPASS pin capacitor, C8, when AC is first applied. During normal operation the primary-side block is powered from an auxiliary winding on the transformer. The output of this is configured as a flyback winding which is rectified and filtered using diode D2 and capacitor C6, and fed in the PRIMARY BYPASS pin via a current limiting resistor R9. The primary-side overvoltage protection is obtained using Zener diode VR2 and R28. In the event of overvoltage at output, the increased voltage at the output of the bias winding cause the Zener diode VR2 to conduct, which triggers the OVP latch in the primary-side controller of the InnoSwitch-EP IC.

Resistor R3, R4, R5, R10 and R8 provide line voltage sensing and provide a current to U1, which is proportional to the DC voltage

across capacitors C1 and C2. At approximately 78 V DC, the current through these resistors exceeds the line undervoltage threshold, which results in enabling of U1. At approximately 700 V DC, the current through these resistors exceeds the line overvoltage threshold, which results in disabling of U1.

The secondary-side of the InnoSwitch-EP provides output voltage, output current sensing and drive to a MOSFET providing synchronous rectification.

Output rectification for the 5 V output is provided by SR FET Q2. Very low ESR capacitor C21 provides filtering, and inductor L3 and capacitor C25 form a second stage filter that significantly attenuates the high frequency ripple and noise at the 5 V output.

Output rectification for the 12 V output is provided by SR FET Q1. Very low ESR capacitors C12 provides filtering, and inductor L2 and capacitor C26 form a second stage filter that significantly attenuates the high frequency ripple and noise at the 12 V output. C14 and C23 capacitors are used to high frequency switching ripple and radiated EMI.

RC snubber networks comprising R25 and C24 for Q2, R14 and C10 for Q1 damp high frequency ringing across SR FETs, which results from leakage inductance of the transformer windings and the secondary trace inductances.

In continuous conduction mode operation, the power MOSFET is turned off just prior to the secondary side controller commanding a new switching cycle from the primary. In discontinuous mode the MOSFET is turned off when the voltage drop across the MOSFET falls below a threshold ( $V_{SR(TH)}$ ). Secondary-side control of the primary-side MOSFET ensure that it is never on simultaneously with the synchronous rectification MOSFET. The MOSFET drive signal is output on the SR/P pin.

The secondary-side of the IC is self-powered from either the secondary winding forward voltage or the output voltage. The output voltage

powers the device, fed into the VO pin and charges the decoupling capacitor C9 via an internal regulator during CV region and forward secondary winding forward voltage powers the device during startup and CC region through R13. The unit enters auto-restart when the sensed output voltage is lower than 3 V.

Resistor R16, R15 and R23 form a voltage divider network that senses the output voltage from both outputs for better cross-regulation. Zener diode VR1 in series with R22 improves the cross regulation when only the 5 V output is loaded, which results in the 12 V output operating at the higher end of the specification. The InnoSwitch-EP IC has an internal reference of 1.265 V. Feedback compensation networks comprising capacitors C20, C15 and resistors R24, R17 reduce the output ripple voltage. Capacitor C11 provides decoupling from high frequency noise affecting power supply operation. Total output current is sensed by R20 and R21 with a threshold of approximately 33 mV to reduce losses. Once the current sense threshold across these resistors is exceeded, the device adjusts the number of switch pulses to maintain a fixed output current.

## Key Application Considerations

### Output Power Table

The data sheet output power table (Table 1) represents the minimum practical continuous output power level that can be obtained under the following assumed conditions:

1. The minimum DC input voltage is 90 V or higher for 85 VAC input, or 220 V or higher for 230 VAC input or 115 VAC with a voltage doubler. The value of the input capacitance should be sized to meet these criteria for AC input designs.
2. Efficiency of >82%.
3. Minimum data sheet value of  $I^2t$ .
4. Transformer primary inductance tolerance of  $\pm 10\%$ .
5. Reflected output voltage ( $V_{OR}$ ) of 110 V.
6. Voltage only output of 12 V with a synchronous rectifier.
7. Increased current limit is selected for peak and open frame power columns and standard current limit for adapter columns.
8. The part is board mounted with SOURCE pins soldered to a sufficient area of copper and/or a heat sink is used to keep the SOURCE pin temperature at or below 110 °C.
9. Ambient temperature of 50 °C for open frame designs and 40 °C for sealed adapters.

\*Below a value of 1,  $K_p$  is the ratio of ripple to peak primary current. To prevent reduced power delivery, due to premature termination of switching cycles, a transient  $K_p$  limit of  $\geq 0.25$  is recommended. This prevents the initial current limit ( $I_{INT}$ ) from being exceeded at MOSFET turn-on.

### Overvoltage Protection

The output overvoltage protection provided by the InnoSwitch-EP IC uses an internal latch that is triggered by a threshold current of approximately 7.6 mA into the PRIMARY BYPASS pin. In addition to an internal filter, the PRIMARY BYPASS pin capacitor forms an external filter providing noise immunity from inadvertent triggering. For the bypass capacitor to be effective as a high frequency filter, the capacitor should be located as close as possible to the SOURCE and PRIMARY BYPASS pins of the device.

The primary sensed OVP function can be realized by connecting a Zener diode from the rectified and filtered bias winding voltage supply to the PRIMARY BYPASS pin (parallel to R4 in Figure 13). Selecting the Zener diode voltage to be approximately 6 V above the bias winding voltage (28 V for 22 V bias winding) gives good OVP performance for most designs, but can be adjusted to compensate for variations in leakage inductance. Adding additional filtering can

be achieved by inserting a low value (10  $\Omega$  to 47  $\Omega$ ) resistor in series with the bias winding diode and/or the OVP Zener diode. The resistor in series with the OVP Zener diode also limits the maximum current into the BYPASS pin.

### Reducing No-load Consumption

The InnoSwitch-EP IC can start in self-powered mode from the BYPASS pin capacitor charged through the internal current source. Use of a bias winding is however required to provide supply current to the PRIMARY BYPASS pin once the InnoSwitch-EP IC has become operational. Auxiliary or bias winding provided on the transformer is required for this purpose. The addition of a bias winding that provides bias supply to the PRIMARY BYPASS pin enables design of power supplies with no-load power consumption down to <10 mW. Resistor R3 shown in Figure 13 should be adjusted to achieve the lowest no-load input power.

### Audible Noise

The cycle skipping mode of operation used in the InnoSwitch-EP IC can generate audio frequency components in the transformer. To limit this audible noise generation the transformer should be designed such that the peak core flux density is below 3000 Gauss (300 mT). Following this guideline and using the standard transformer production technique of dip varnishing practically eliminates audible noise. Vacuum impregnation of the transformer should not be used due to the high primary capacitance and increased losses that result. Higher flux densities are possible, however careful evaluation of the audible noise performance should be made using production transformer samples before approving the design. Ceramic capacitors that use dielectrics such as Z5U, when used in the clamp circuits and especially the bias supply (C4 and C5 in Figure 13) may also generate audio noise. If this is the case, try replacing them with a capacitor having a different dielectric or construction, for example a film type for the clamp or electrolytic for the bias.

## Selection of Components

### Components for InnoSwitch-EP Primary-Side Circuit

#### BPP Capacitor

Capacitor connected from the PRIMARY BYPASS pin of the InnoSwitch-EP IC provides decoupling for the primary-side controller and also selects current limit. A 0.1  $\mu\text{F}$ , 10  $\mu\text{F}$  or 1  $\mu\text{F}$  capacitor may be used as indicated in the InnoSwitch-EP data sheet. Though electrolytic capacitors can be used, often surface mount multi-layer ceramic capacitors are preferred for use on double sided boards as they enable placement of capacitors close to the IC and design of compact switching power supplies. 16 V or 25 V rated X5R or X7R dielectric capacitors are recommended to ensure minimum capacitance requirements are met.

#### Bias Winding and External Bias Circuit

The internal regulator connected from the drain pin of the MOSFET to the PRIMARY BYPASS pin of the InnoSwitch-EP primary-side controller charges the capacitor connected to the PRIMARY BYPASS pin to achieve start-up. A bias winding should be provided on the transformer with a suitable rectifier and filter capacitor to create a bias supply that can be used to supply at least 1 mA of current to the PRIMARY BYPASS pin.

Turns ratio for the bias winding should be selected such that 9 V is developed across the bias winding at the lowest rated output voltage of the power supply at the lowest (or no-load) load condition. If the voltage is lower than this, the no-load input power will be higher than expected.

The bias current from the external circuit should be set to approximately 300  $\mu\text{A}$  to achieve lowest no-load power consumption when operating the power supply at no-load and 230 VAC input voltage. A glass passivated standard recovery rectifier diode with low junction capacitance is recommended to prevent snapped recovery typical of fast or ultrafast diodes which typically leads to higher radiated EMI.

A small resistor ranging from 2.2  $\Omega$  to 10  $\Omega$  in series with the bias winding diode is recommended in order to damp the ringing that could get coupled to FORWARD pin from bias winding. Waveforms shown in FORWARD Pin Resistor section are the examples for acceptable and unacceptable waveforms on the FORWARD pin during secondary rectifier on period.

A filter capacitor of at least 22  $\mu\text{F}$  with a voltage rating 1.2 times greater than the highest voltage developed across the capacitor is recommended. Highest voltage is typically developed across this capacitor when the supply is operated at the highest rated output voltage and rated load with the lowest input AC supply voltage. However a smaller capacitor value  $<22 \mu\text{F}$  also can be used as long as there is enough bias current into the PRIMARY BYPASS pin during no-load operation at the lowest rated output voltage such that the internal tap does not turn on.

### Line UV and OV Protection

Resistors connected from the V pin to the DC BUS enable sensing of input voltage to provide line undervoltage and overvoltage protection for typical universal input applications, a resistor value of approximately 8 M $\Omega$  is recommended. Figure 21 shows circuit configurations that enable only the line UV or the line OV feature to be selectively disabled.

InnoSwitch-EP features a primary sensed OV protection feature that can be used to latch off the power supply. Once the power supply is latched off, it can be reset if the V pin current is reduced to zero. Once the power supply is latched off, even after input supply is turned off, it can take considerable amount of time to reset the InnoSwitch-EP controller as the energy stored in the DC BUS will continue to provide bias supply to the controller. A fast AC reset can be achieved using a modified circuit configuration shown in Figure 22. The voltage across capacitor  $C_s$  reduces rapidly after input supply is disconnected which rapidly reduces current into the INPUT VOLTAGE MONITOR pin of the InnoSwitch-EP IC and resets the InnoSwitch-EP controller.

### Primary Sensed OVP (Overvoltage Protection)

The voltage developed across the bias winding output tracks the power supply output voltage. Though not precise, a reasonably accurate detection of output voltage condition can be achieved by the primary-side controller using the bias winding voltage. A Zener diode connected from the bias winding output to the PRIMARY BYPASS pin can reliably detect a fault condition that leads to increase in output voltage beyond the set limits and causes the primary-side controller to latch off preventing damage of components due to the fault conditions.

It is recommended that the highest voltage at the output of the bias winding should be measured for normal steady-state conditions at full rated load and lowest rated input voltage and also under transient load conditions. A Zener diode rated for 1.25 times this measured voltage will typically ensure that OVP protection will not operate under any normal operating conditions and will only operate in case of a fault condition.

Use of the primary sensed OVP protection is highly recommended.

### Primary-Side Snubber Clamp

A snubber circuit should be used on the primary-side as shown in the example circuit. This prevents excess voltage spikes at the drain of

the MOSFET at the instant of turn-off of the MOSFET during each switching cycle. Though conventional RCD clamps can be used, RCDZ calmps offer the highest efficiency. The circuit example shown in Figure 13 uses RCD clamp with a resistor in series with the clamp diode. This resistor dampens the ringing at the drain and also limits the reverse current through the clamp diode during reverse recovery. Standard recover glass passivated diodes with low junction capacitance are recommended as these enable partial energy recovery from the clamp thereby improving efficiency.

### Components for InnoSwitch-EP Secondary-Side Circuit

#### SECONDARY BYPASS Pin – Decoupling Capacitor

A 2.2  $\mu\text{F}$ , 25 V multi-layer ceramic capacitor should be used for decoupling the SECONDARY BYPASS pin of the InnoSwitch-EP IC. A significantly higher value will lead to output voltage overshoot during start-up and lower values may lead to unpredictable operation. The capacitor must be located adjacent to the IC pins. The 25 V rating is necessary to guarantee the actual value in operation since the capacitance of ceramic capacitors drops with applied voltage. 10 V rated capacitors are not recommended for this reason. Capacitors with X5R or X7R dielectrics should be used for best results.

#### FORWARD Pin Resistor

A 47  $\Omega$ , 5% resistor is recommended to ensure sufficient IC supply current. A higher or lower resistor value should not be used as it can affect device operation such as the synchronous rectifier drive timing.




Figure 17. Unacceptable FORWARD Pin Waveform After Handshake With SR MOSFET Conduction During Flyback Cycle.




Figure 18. Acceptable FORWARD Pin Waveform After Handshake With SR MOSFET Conduction During Flyback Cycle.




Figure 19. Unacceptable FORWARD Pin Waveform Before Handshake With Body Diode Conduction During Flyback Cycle.

**Note:**

If  $t_1 + t_2 = 1.5 \mu\text{s} \pm 50 \text{ ns}$ , the controller may fail the handshake and trigger a primary bias winding OVP latch-off.




Figure 20. Acceptable FORWARD Pin Waveform Before Handshake With Body Diode Conduction During Flyback Cycle.

**SR MOSFET Operation and Selection**

Although a simple diode rectifier and filter is adequate for the secondary-winding, use of a SR MOSFET enables significant improvement in operating efficiency often required to meet the European CoC and the U.S. DoE energy efficiency requirements.

The secondary-side controller turns on the SR MOSFET once the flyback cycle begins. The SR MOSFET gate should be tied directly to the SYNCHRONOUS RECTIFIER DRIVE pin of the InnoSwitch-EP IC and no additional resistors should be connected in the gate circuit of the SR MOSFET.

The SR MOSFET is turned off once the drain voltage of the SR MOSFET drops below  $-24 \text{ mV}$  [ $V_{SR(TH)}$ ]. Therefore the use of MOSFETs with a very small  $R_{DS(ON)}$  can be counterproductive as it reduces the MOSFET on-time, commutating the current to the body diode of the MOSFET or an external parallel Schottky diode if used.

A MOSFET with  $18 \text{ m}\Omega$   $R_{DS(ON)}$  is a good choice for designs rated for 5 V, 2 A output. The SR MOSFET driver uses the secondary SECONDARY BYPASS pin for its supply rail and this voltage is typically 4.4 V. A MOSFET with too high a threshold voltage is therefore not suitable and MOSFETs with a low threshold voltage of 1.5 V to 2.5 V are ideal although MOSFETs with a threshold voltage (absolute maximum) as high as 4 V may be used.

There is a slight delay between the commencement of the flyback cycle and the turn-on of the SR MOSFET. During this time, the body diode of the SR FET conducts. If an external parallel Schottky diode is used, this current mostly flows through the Schottky diode. Once the InnoSwitch-EP IC detects end of the flyback cycle, voltage across SR MOSFET  $R_{DS(ON)}$  drops below  $-24 \text{ mV}$ , the remaining portion of the flyback cycle is completed with the current commutating to the body diode of the SR MOSFET or the external parallel Schottky diode.

Use of the Schottky diode parallel to the SR MOSFET may be added to provide higher efficiency and typically a 1 A surface mount Schottky diode is often adequate. The gains are modest, for a 5 V, 2 A design the external diode adds  $\sim 0.1\%$  to full load efficiency at 85 VAC and  $\sim 0.2\%$  at 230 VAC.

The voltage rating of the Schottky diode and the SR MOSFET should be at least 1.3 to 1.4 times the expected peak inverse voltage (PIV) based on the turns ratio used for the transformer. 60 V rated MOSFETs and diodes are suitable for most 5 V designs that use a  $V_{OR} < 60 \text{ V}$ .

The interaction between the leakage reactance of the secondary and the MOSFET capacitance (COSS) leads to ringing on the voltage waveforms at the instance of voltage reversal at the winding due to the primary MOSFET turn-on. This ringing can be suppressed using a RC snubber connected across the SR FET. A snubber resistor in the range of  $10 \Omega$  to  $47 \Omega$  may be used though a higher resistance value leads to noticeable drop in efficiency. A capacitance of 1 nF to 1.5 nF is adequate for most designs.

**Output Capacitor**

Low ESR aluminum electrolytic capacitors are suitable for use with most high frequency flyback switching power supplies though the use of aluminum-polymer solid capacitors have gained considerable popularity due to their compact size, stable temperature characteristics, extremely low ESR and simultaneously high RMS ripple current rating. These capacitors enable design of compact chargers and adapters.

Typically, 200  $\mu\text{F}$  to 300  $\mu\text{F}$  of aluminum-polymer capacitance is often adequate for every ampere of output current. The other factor that influences choice of the capacitance is the output ripple. Care should be taken to ensure that capacitors with a voltage rating higher than the highest output voltage with sufficient margin ( $>20\%$ ) be used.

**Output Voltage Feedback Circuit**

The nominal output voltage feedback pin voltage is  $1.265 \text{ V}$  [ $V_{FB}$ ]. A voltage divider network should be connected at the output of the power supply to divide the output voltage such that the voltage at the FEEDBACK pin will be 1.265 V when the output voltage is at the set nominal voltage. The lower feedback divider resistor should be tied to the SECONDARY GROUND pin. A 300 pf or higher decoupling capacitor is generally recommended at the FEEDBACK pin to the SECONDARY GROUND pin of the InnoSwitch-EP IC. This capacitor should be placed physically close to the InnoSwitch-EP IC. An R-C network may also need to be connected across the upper divider resistor in the feedback divider network. Capacitor value should be chosen such that the time constant matches with lower feedback divider to achieve better load regulation and lower output ripple.




Figure 21. (a) Line OV Only; (b) Line UV Only.

Recommended value for R is 1 k $\Omega$  in order to limit the current flowing through the FEEDBACK pin in case of a short circuit at the output.

### Protection Diode for Secondary Current Shunt

The InnoSwitch-EP IC includes a secondary-side current sense function which enables a precise CC mode of operation which can be used as a current limit protection. The power supply transitions from CV to CC mode automatically when the output current exceeds the constant current regulation threshold as specified in the data sheet.

To sense the output load current, a current sense resistor is required between the IS pin and the GROUND pin of the IC. The resistor serves as a current shunt as the load current flows through this resistor. The transition to CC operation occurs when the shunt voltage exceeds  $\sim 33$  mV, the very low sensing voltage ensures very low dissipation in the shunt resistor.

During an output short-circuit the output filter capacitor (C10 in Figure 1) discharges instantaneously through the internal shunt. Depending on the output voltage, value of the output capacitance and short circuit impedance the energy dissipated in the shunt can be very high.

To prevent any damage to the IC, an external 1 A Schottky diode between the ISENSE and the SECONDARY GROUND pins is recommended for designs where a short-circuit at the power supply output may result in voltage at the IS pin in excess of 9 V. When this diode is used, the anode should be connected to the ISENSE pin and the cathode should be connected to the SECONDARY GROUND pin.

### Recommendations for Circuit Board Layout

See Figure 23 for a recommended circuit board layout for InnoSwitch-EP IC.

### Single-Point Grounding

Use a single-point ground connection from the input filter capacitor to the area of copper connected to the SOURCE pins.




Figure 22. Fast AC Reset Configuration.



### Bypass Capacitors

The PRIMARY BYPASS and SECONDARY BYPASS pin capacitor must be located directly adjacent to the PRIMARY BYPASS-SOURCE and SECONDARY BYPASS-SECONDARY GROUND pins respectively and connections to these capacitors should be routed with short traces.

### Primary Loop Area

The area of the primary loop that connects the input filter capacitor, transformer primary and InnoSwitch-EP IC should be kept as small as possible.

### Primary Clamp Circuit

A clamp is used to limit peak voltage on the DRAIN pin at turn-off. This can be achieved by using an RCD clamp or a Zener diode (~200 V) and diode clamp across the primary winding. To reduce EMI, minimize the loop from the clamp components to the transformer and InnoSwitch-EP IC.

### Thermal Considerations

The SOURCE pin is internally connected to the IC lead frame and provides the main path to remove heat from the device. Therefore the SOURCE pin should be connected to a copper area underneath the InnoSwitch-EP IC to act not only as a single point ground, but also as a heat sink. As this area is connected to the quiet source node, this area should be maximized for good heat sinking. Similarly for output SR MOSFET, maximize the PCB area connected to the pins on the package through which heat is dissipated in the SR MOSFET.

Sufficient copper area should be provided on the board to keep the InnoSwitch-EP IC temperature safely below the absolute maximum limits. It is recommended that the copper area provided for the copper plane on which the SOURCE pin of the InnoSwitch-EP IC is soldered is sufficiently large to keep the IC temperature below 85 °C when operating the power supply at full rated load and at the lowest rated input AC supply voltage. Further de-rating can be applied depending on any additional specific requirements.

### Y Capacitor

The placement of the Y capacitor should be directly from the primary input filter capacitor positive terminal to the output positive or return terminal of the transformer secondary. Such a placement will route high magnitude common mode surge currents away from the InnoSwitch-EP IC. Note – if an input  $\pi$  (C, L, C) EMI filter is used then the inductor in the filter should be placed between the negative terminals of the input filter capacitors.

### Output SR MOSFET

For best performance, the area of the loop connecting the secondary winding, the output SR MOSFET and the output filter capacitor, should be minimized. In addition, sufficient copper area should be provided at the terminals of the SR MOSFET for heat sinking.

### ESD

Sufficient clearance should be maintained (>8 mm) between the primary-side and secondary-side circuits to enable easy compliance with any ESD / hi-pot requirements.

The spark gap is best placed between output positive rail and one of the AC inputs directly. In this configuration a 5.5 mm spark gap is often sufficient to meet the creepage and clearance requirements of many applicable safety standards. This is less than the primary to secondary spacing because the voltage across spark gap does not exceed the peak of the AC input.

### PCB Recommendation

To prevent arcing due to surface contamination, it is recommended that a slot in the printed circuit board should be provided between the DRAIN pin and the SOURCE pin of the InnoSwitch IC as shown in Figure 23.

It is strongly recommended that the boards should be manufactured to the appropriate applicable industry standards and cleaned following the manufacturing operation to remove any traces of contamination which can often result from fluxes and other chemicals used in manufacturing.

High-voltage is applied between input and output terminals of the power supply for performing the Hipot and Insulation resistance tests. These high voltages cause weak currents to flow due to the capacitive coupling between the primary and secondary-side circuits (Ex. Primary winding to secondary winding capacitance in the transformer used in the power supply). Additional currents can flow due to surface contamination. It is therefore recommended that an additional slot should be provided underneath the InnoSwitch-EP IC so as to separate the primary-side and secondary-side pins of the IC. This slot should generally extend at least 2 mm beyond the IC package as shown in Figure 23.

### Drain Node

The drain switching node is the dominant noise generator. As such the components connected the drain node should be placed close to the IC and away from sensitive feedback circuits. The clamp circuit components should be located physically away from the PRIMARY BYPASS pin and associated circuit and trace lengths in this circuit should be minimized.

The loop area of the loop comprising of the input rectifier filter capacitor, the primary winding and the InnoSwitch-EP IC primary-side MOSFET should be kept as small as possible.

Figure 15 shows a design example for an InnoSwitch-EP IC based power supply design. Considerations provided in this design are marked in the figure and are listed below:

### Recommendations for EMI Reduction

1. Appropriate component placement and small loop areas of the primary and secondary power circuits help minimize radiated and conducted EMI. Care should be taken to achieve a compact loop area for these loops.
2. A small capacitor in parallel to the clamp diode on the primary side can help reduced radiated EMI.
3. A resistor in series with the bias winding helps reduce radiated EMI.
4. Common mode chokes are typically required at the input of the power supply to sufficiently attenuate common mode noise. The same can be achieved by using shield windings on the transformer. Shield windings can also be used in conjunction with common mode filter inductors at input to achieve improved conducted and radiated EMI margins.
5. Values of components of the RC snubber connected across the output SR MOSFET can help reduce high frequency radiated and conducted EMI.
6. A  $\pi$  filter comprising of differential inductors and capacitors can be used in the input rectifier circuit to reduce low frequency differential EMI.
7. A 1  $\mu$ F ceramic capacitor when connected at the output of the power supply helps to reduce radiated EMI.




Figure 23. PCB Layout Guidelines.

## Recommendations for Audible Noise Suppression

The state machine used in the InnoSwitch-EP IC automatically adjusts the current limit so as to adjust the operating frequency at light load. This helps to eliminate audible noise that typically results from intermittent switching of the power supply at very light loads.

In case of audible noise from a power supply, following should be considered as guidelines for audible noise reduction:

1. Ensure that the flyback transformers are dip varnished.
2. Often the source of audible noise are ceramic capacitors. Check both the bias winding and primary-side clamp capacitors. To find the source substitute the clamp capacitor with a metalized film type and the bias with an electrolytic type. By far the most common source is the bias capacitor.
3. If the noise is generated by the bias winding filter capacitor, generally, use of a capacitor of higher voltage rating will typically resolve the issue. If the circuit board layout and any physical enclosure size constraints, allow, an electrolytic capacitor should be used instead.
4. Reducing the AC flux density ( $\Delta B$ ) of the transformer will also lead to reduction in audible noise from the core.
5. If the secondary-winding is terminated with flying leads verify if the wires as vibrating against the bobbin or each other.
6. If the circuit board shows any signs of pulse bunching (multiple switching cycles followed by no switching activity), this could be a cause of audible noise. Pulse bunching can be caused by incorrect circuit board layout in which the feedback node is being affected by switching noise. Guidelines provided for FEEDBACK pin decoupling and the phase lead RC network described in this note can be evaluated. Verify the board layout recommendations associated with feedback divider network have been followed.

## Recommendations for Transformer Design

Transformer design must ensure that the power supply is able to deliver the rated power at the lowest operating voltage. The lowest voltage on the rectified DC bus of the power supply depends on the capacitance of the filter capacitor used. At least  $2 \mu\text{F} / W$  is recommended to keep the DC bus voltage always above 70 V though  $3 \mu\text{F} / W$  provides sufficient margin. The ripple on the DC bus should be measured and care should be taken to verify this voltage to confirm the design calculations for transformer primary-winding inductance selection.

### Reflected Output Voltage, $V_{OR}$ (V)

This parameter is the secondary-winding voltage during the diode/SR conduction time reflected back to the primary through the turns ratio of the transformer. A  $V_{OR}$  of 60 V is ideal for most 5 V only designs. For design optimization purposes, the following should be kept in mind:

1. Higher  $V_{OR}$  allows increased power delivery at  $V_{MIN}$ , which minimizes the value of the input capacitor and maximizes power delivery from a given InnoSwitch-EP device.
2. Higher  $V_{OR}$  reduces the voltage stress on the output diodes and SR MOSFETs.
3. Higher  $V_{OR}$  increases leakage inductance that reduces efficiency of the power supply.
4. Higher  $V_{OR}$  increases peak and RMS current on the secondary-side which may increase secondary-side copper and diode losses.

### Ripple to Peak Current Ratio, $K_p$

Below a value of 1, indicating continuous conduction mode,  $K_p$  is the ratio of ripple to peak primary current (Figure 24).

$$K_p \equiv K_{RP} = \frac{I_R}{I_P}$$

Following a value of 1, indicating discontinuous conduction mode,  $K_p$  is the ratio of primary MOSFET off time to the secondary diode conduction time.

$$K_p \equiv K_{DP} = \frac{(1-D) \times T}{t} \\ = \frac{V_{OR} \times (1-D_{MAX})}{(V_{MIN} - V_{DS}) \times D_{MAX}}$$

It is recommended that a  $K_p$  close to 0.9 at the minimum DC bus voltage of 70 V should be used for most InnoSwitch-EP designs. A  $K_p$  value of  $<1$  results in higher transformer efficiency by lowering the primary RMS current but results in higher switching losses in the primary-side MOSFET resulting in higher InnoSwitch-EP temperature.

### Core Type

Choice of suitable core is dependent on the physical design constraints of the enclosure to be used for the power supply. It is recommended that cores with low loss should only be used as power supply designs are often thermally challenged due to the small enclosure requirement.

### Safety Margin, M (mm)

For designs that require safety isolation between primary and secondary but are not using triple insulated wire the width of the safety margin to be used on each side of the bobbin should be entered here. Typically for universal input designs a total margin of 6.2 mm would be required, and a value of 3.1 mm would be used on either side of the winding. For vertical bobbins the margin may not be symmetrical, however if a total margin of 6.2 mm were required then the physical margin will be placed only on one side of the bobbin.




Figure 24. Continuous Mode Current Waveform,  $K_p \leq 1$ .




Figure 25. Discontinuous Mode Current Waveform,  $K_p \geq 1$ .

For designs using triple insulated wire it may still be necessary to use a small margin in order to meet the required safety creepage distances. Typically many bobbins exist for each core size and each will have different mechanical spacing. Refer to the bobbin data sheet or seek guidance from your safety expert or transformer vendor to determine what specific margin is required.

As the margin reduces the available area for the windings, margin construction may not be suitable for small core sizes. It is recommended that for compact power supply designs using an InnoSwitch-EP IC, triple insulated wire should be used for secondary which then eliminates need for margins.

#### Primary Layers, L

Primary layers should be in the range of  $1 < L < 3$  and in general it should be the lowest number that meets the primary current density limit (CMA). Values of  $\geq 200$  Cmil/Amp can be used as a starting value for most designs though higher values may be required based on thermal design constraints. Values above 3 layers are possible but the increased leakage inductance and physical fit of the windings should be considered. A split primary construction may be helpful for designs where leakage inductance clamp dissipation is too high. In split primary construction, half of the primary winding is placed on either side of the secondary (and bias) winding in a sandwich arrangement. This arrangement is often disadvantageous for low power

designs as this typically requires additional common mode filtering which increases cost.

#### Maximum Operating Flux Density, $B_m$ (Gauss)

A maximum value of 3000 Gauss during normal operation is recommended to limit the maximum flux density under start-up and output short-circuit. Under these conditions the output voltage is low and little reset of the transformer occurs during the MOSFET off-time. This allows the transformer flux density to staircase above the normal operating level. A value of 3000 Gauss at the peak current limit of the selected device together with the built-in protection features of InnoSwitch-EP IC provides sufficient margin to prevent core saturation under start-up or output short-circuit conditions.

#### Transformer Primary Inductance, ( $L_p$ )

Once the lowest operating voltage and the required  $V_{OR}$  are determined, transformer primary inductance can be calculated. Care should be taken to ensure that the selected inductance value does not violate the maximum duty cycle specification in the data sheet of the InnoSwitch-EP IC. The PIXIs design spreadsheet which is part of the free PI Expert suite can be used to assist in designing the transformer.

## Quick Design Checklist

As with any power supply design, all InnoSwitch-EP designs should be verified on the bench to make sure that component specifications are not exceeded under worst-case conditions.

The following minimum set of tests is strongly recommended:

1. Maximum drain voltage – Verify that VDS does not exceed 650 V for 725 V series and 810 V for 900 V series at highest input voltage and peak (overload) output power. The specified margin takes into consideration for design variation.
2. Maximum drain current – At maximum ambient temperature, maximum input voltage and peak output (overload) power, verify drain current waveforms for any signs of transformer saturation

and excessive leading edge current spikes at start-up. Repeat under steady-state conditions and verify that the leading edge current spike event is below  $I_{LIMIT(MIN)}$  at the end of the  $t_{LEB(MIN)}$ . Under all conditions, the maximum drain current should be below the specified absolute maximum ratings.

3. Thermal Check – At specified maximum output power, minimum input voltage and maximum ambient temperature, verify that the temperature specifications are not exceeded for InnoSwitch-EP IC, transformer, output SR MOSFET, and output capacitors. Enough thermal margin should be allowed for part-to-part variation of the  $R_{DS(ON)}$  of InnoSwitch-EP IC as specified in the data sheet.

Under low-line, maximum power, a maximum InnoSwitch-EP SOURCE pin temperature of 110 °C is recommended to allow for these variations.

## Absolute Maximum Ratings<sup>1,2</sup>

DRAIN Pin Voltage INN26xx .....	-0.3 V to 725 V	Notes: 1. All voltages referenced to Source and Secondary Ground, $T_A = 25\text{ }^\circ\text{C}$ . 2. Maximum ratings specified may be applied one at a time without causing permanent damage to the product. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect product reliability. 3. Higher peak Drain current is allowed while the Drain voltage is simultaneously less than 400 V. 4. Normally limited by internal circuitry. 5. 1/16" from case for 5 seconds. 6. -1.8 V for a duration of $\leq 500$ nsec. See Figure 32. 7. The maximum current out of the FORWARD pin when the FORWARD pin is below Ground is -40 mA. 8. Maximum current into VOUT pin at 15 V should not exceed 10 mA.
DRAIN Pin Voltage INN2904 .....	-0.3 V to 900 V	
DRAIN Pin Peak Current <sup>3</sup> INN2603 .....	1200 (2250) mA	
INN2604 .....	1360 (2550) mA	
INN2605 .....	1680 (3150) mA	
INN2904 .....	1800 (2550) mA	
PRIMARY BYPASS/SECONDARY BYPASS Pin Voltage.....	-0.3 V to 9 V	
PRIMARY BYPASS/SECONDARY BYPASS Pin Current.....	100 mA	
FORWARD Pin Voltage .....	-1.5 V to 150 <sup>7</sup> V	
FEEDBACK/CURRENT SENSE Pin Voltage.....	-0.3 to 9 V	
SR/V Pin Voltage .....	-0.3 to 9 V <sup>6</sup>	
OUTPUT VOLTAGE Pin Voltage.....	-0.3 to 15 <sup>8</sup> V	
Storage Temperature .....	-65 to 150 $^\circ\text{C}$	
Operating Junction Temperature <sup>4</sup> .....	-40 to 150 $^\circ\text{C}$	
Ambient Temperature .....	-40 to 105 $^\circ\text{C}$	
Lead Temperature <sup>5</sup> .....	260 $^\circ\text{C}$	

## Thermal Resistance

Thermal Resistance: eSOP-R16B Package:

$(\theta_{JA})$ .....	65 $^\circ\text{C}/\text{W}^1$ , 69 $^\circ\text{C}/\text{W}^1$
$(\theta_{JC})$ .....	12 $^\circ\text{C}/\text{W}^3$

Notes:

- Solder to 0.36 sq. in (232 mm<sup>2</sup>), 2 oz. (610 g/m<sup>2</sup>) copper clad.
- Solder to 1 sq. in (645 mm<sup>2</sup>), 2 oz. (610 g/m<sup>2</sup>) copper clad.
- The case temperature is measured at the plastic surface at the top of the package.

Parameter	Conditions	Rating	Units
<b>Ratings for UL1577 (Adapter power rating is derated power capability)</b>			
<b>Primary-Side Current Rating</b>	Current from pin (3-6) to pin 1	1.5	A
<b>Primary-Side Power Rating</b>	$T_{AMB} = 25\text{ }^\circ\text{C}$ (Device mounted in socket resulting in $T_{CASE} = 120\text{ }^\circ\text{C}$ )	1.35	W
<b>Secondary-Side Power Rating</b>	$T_{AMB} = 25\text{ }^\circ\text{C}$ (Device mounted in socket)	0.125	W

Parameter	Symbol	Conditions SOURCE = 0 V $T_{JI} = -40\text{ }^\circ\text{C}$ to $+125\text{ }^\circ\text{C}$ (Note C) (Unless Otherwise Specified)	Min	Typ	Max	Units	
			<b>Control Functions</b>				
<b>Output Frequency Applies to Both Primary and Secondary Controllers</b>	$f_{OSC}$	$T_J = 25\text{ }^\circ\text{C}$	Average	93	100	107	kHz
			Peak-to-Peak Jitter		6		
<b>Maximum Duty Cycle</b>	$DC_{MAX}$	$T_J = 0\text{ }^\circ\text{C}$ to $125\text{ }^\circ\text{C}$	60			%	

Parameter	Symbol	Conditions		Min	Typ	Max	Units
		SOURCE = 0 V $T_{JI} = -40\text{ }^{\circ}\text{C to }+125\text{ }^{\circ}\text{C}$ (Unless Otherwise Specified)					
<b>Control Functions (cont.)</b>							
<b>PRIMARY BYPASS Pin Supply Current</b>	$I_{S1}$	$T_J = 25\text{ }^{\circ}\text{C}, V_{BPP} + 0.1\text{ V}$ (MOSFET not Switching) See Note B	INN260x	235	260	290	$\mu\text{A}$
			INN2904	235	260	290	
	$I_{S2}$	$T_J = 25\text{ }^{\circ}\text{C}, V_{BPP} + 0.1\text{ V}$ (MOSFET Switching at $f_{OSC}$ ) See Note A, C	INN2603		645	750	
			INN2604		790	900	
			INN2605		970	1100	
			INN2904		740	880	
<b>PRIMARY BYPASS Pin Charge Current</b>	$I_{CH1}$	$T_J = 25\text{ }^{\circ}\text{C}, V_{BP} = 0\text{ V}$ See Notes D, E	INN2603	-5.2	-4.6	-4.1	$\text{mA}$
			INN2604	-7.1	-6.3	-5.6	
			INN2605	-7.1	-6.3	-5.6	
			INN2904		-6.4		
	$I_{CH2}$	$T_J = 25\text{ }^{\circ}\text{C}, V_{BP} = 4\text{ V}$ See Notes D, E	INN2603	-3.9	-2.9	-2.0	
			INN2604	-5.0	-4.2	-3.4	
			INN2605	-5.0	-4.2	-3.4	
			INN2904		-4.3		
<b>PRIMARY BYPASS Pin Voltage</b>	$V_{BPP}$	See Note D		5.70	5.95	6.15	V
<b>PRIMARY BYPASS Pin Voltage Hysteresis</b>	$V_{BPP(H)}$			0.40	0.56	0.70	V
<b>PRIMARY BYPASS Shunt Voltage</b>	$V_{SHUNT}$	$I_{BPP} = 2\text{ mA}$		6.15	6.45	6.75	V
<b>Line Fault Protection</b>							
<b>UV/OV Pin Brown-In Threshold</b>	$I_{UV+}$	$T_J = 25\text{ }^{\circ}\text{C}$	INN2603-2605	10.7	11.9	13.1	$\mu\text{A}$
			INN2904		11.9		
<b>UV/OV Pin Brown-Out Threshold</b>	$I_{UV-}$	$T_J = 25\text{ }^{\circ}\text{C}$			$0.86 \times I_{UV+}$		
<b>Brown-Out Delay Time</b>	$t_{UV-}$			30	34	38	ms
<b>UV/OV Pin Line Over-voltage Threshold</b>	$I_{OV+}$	$T_J = 25\text{ }^{\circ}\text{C}$	INN260x	53.2	55.8	58.3	$\mu\text{A}$
			INN2904		77.5		
<b>UV/OV Pin Line Ovevolt-age Recovery Threshold</b>	$I_{OV-}$				$0.95 \times I_{OV+}$		
<b>UV/OV Pin Overvoltage Deglitch Filter</b>	$t_{OV+}$	See Note A			5		$\mu\text{s}$
<b>VOLTAGE MONITOR Pin Threshold Voltage</b>	$V_V$	$I_V = 30\text{ }\mu\text{A}$		3.1	3.7	4.3	V
<b>Circuit Protection</b>							
<b>Standard Current Limit (BPP) Capacitor = 0.1 <math>\mu\text{F}</math></b>	$I_{LIMIT}$ See Note E	$di/dt = 168\text{ mA}/\mu\text{s}$ $T_J = 25\text{ }^{\circ}\text{C}$	INN2603	705	750	795	$\text{mA}$
		$di/dt = 186\text{ mA}/\mu\text{s}$ $T_J = 25\text{ }^{\circ}\text{C}$	INN2604	799	850	901	

Parameter	Symbol	Conditions		Min	Typ	Max	Units
		SOURCE = 0 V T <sub>JT</sub> = -40 °C to +125 °C (Unless Otherwise Specified)					
<b>Circuit Protection (cont.)</b>							
<b>Standard Current Limit (BPP) Capacitor = 0.1 μF</b>	I <sub>LIMIT</sub> See Note E	di/dt = 213 mA/μs T <sub>J</sub> = 25 °C	INN2605	893	950	1007	mA
		di/dt = 160 mA/μs T <sub>J</sub> = 25 °C	INN2904	940	1000	1060	
<b>Reduced Current Limit (BPP) Capacitor = 10 μF</b>	I <sub>LIMIT-1</sub> See Note E	di/dt = 168 mA/μs T <sub>J</sub> = 25 °C	INN2603	591	650	709	mA
		di/dt = 186 mA/μs T <sub>J</sub> = 25 °C	INN2604	682	750	818	
		di/dt = 213 mA/μs T <sub>J</sub> = 25 °C	INN2605	773	850	927	
		di/dt = 160 mA/μs T <sub>J</sub> = 25 °C	INN2904	773	850	927	
<b>Increased Current Limit (BPP) Capacitor = 1 μF</b>	I <sub>LIMIT+1</sub> See Note E	di/dt = 168 mA/μs T <sub>J</sub> = 25 °C	INN2603	773	850	927	mA
		di/dt = 186 mA/μs T <sub>J</sub> = 25 °C	INN2604	864	950	1036	
		di/dt = 213 mA/μs T <sub>J</sub> = 25 °C	INN2605	955	1050	1145	
		di/dt = 160 mA/μs T <sub>J</sub> = 25 °C	INN2904	1045	1150	1254	
<b>Power Coefficient</b>	I <sup>2</sup> f	Standard Current Limit, I <sup>2</sup> f = I <sub>LIMIT(TYP)</sub> <sup>2</sup> × f <sub>OSC(TYP)</sub> See Note A		0.87 × I <sup>2</sup> f	I <sup>2</sup> f	1.15 × I <sup>2</sup> f	A <sup>2</sup> Hz
		Reduced Current Limit, I <sup>2</sup> f = I <sub>(LIMIT-1(TYP))</sub> <sup>2</sup> × f <sub>OSC(TYP)</sub> See Note A		0.84 × I <sup>2</sup> f	I <sup>2</sup> f	1.18 × I <sup>2</sup> f	
		Increased Current Limit, I <sup>2</sup> f = I <sub>(LIMIT+1(TYP))</sub> <sup>2</sup> × f <sub>OSC(TYP)</sub> See Note A		0.84 × I <sup>2</sup> f	I <sup>2</sup> f	1.18 × I <sup>2</sup> f	
<b>Initial Current Limit</b>	I <sub>INIT</sub>	T <sub>J</sub> = 25 °C See Note A		0.75 × I <sub>LIMIT(TYP)</sub>			mA
<b>Leading Edge Blanking Time</b>	t <sub>LEB</sub>	T <sub>J</sub> = 25 °C See Note A		170	250		ns
<b>Current Limit Delay</b>	t <sub>ILD</sub>	T <sub>J</sub> = 25 °C See Note A, F			170		ns
<b>Thermal Shutdown</b>	T <sub>SD</sub>	See Note A		135	142	150	°C
<b>Thermal Shutdown Hysteresis</b>	T <sub>SD(H)</sub>	See Note A			75		°C



Parameter	Symbol	Conditions		Min	Typ	Max	Units
		SOURCE = 0 V T <sub>JT</sub> = -40 °C to +125 °C (Unless Otherwise Specified)					
<b>Circuit Protection (cont.)</b>							
<b>PRIMARY BYPASS Pin Shutdown Threshold Current</b>	I <sub>SD</sub>			5.6	7.6	9.6	mA
<b>Primary Bypass Power-Up Reset Threshold Voltage</b>	V <sub>BPP(RESET)</sub>		T <sub>J</sub> = 25 °C	2.8	3.0	3.3	V
<b>Auto-Restart On-Time at f<sub>osc</sub></b>	t <sub>AR</sub>		T <sub>J</sub> = 25 °C See Note G	64	77	90	ms
<b>Auto-Restart Trigger-Skip Time</b>	t <sub>AR(SK)</sub>		T <sub>J</sub> = 25 °C See Note A, G		1		s
<b>Auto-Restart Off-Time at f<sub>osc</sub></b>	t <sub>AR(OFF)</sub>		T <sub>J</sub> = 25 °C See Note G			2	s
<b>Short Auto-Restart Off-Time at f<sub>osc</sub></b>	t <sub>AR(OFF)SH</sub>		T <sub>J</sub> = 25 °C See Note A, G		0.5		s
<b>Output</b>							
<b>ON-State Resistance</b>	R <sub>DS(ON)</sub>	INN2603 I <sub>D</sub> = 850 mA	T <sub>J</sub> = 25 °C		3.50	4.10	Ω
			T <sub>J</sub> = 100 °C See Note A		5.50	6.30	
		INN2604 I <sub>D</sub> = 950 mA	T <sub>J</sub> = 25 °C		2.30	2.70	
			T <sub>J</sub> = 100 °C See Note A		3.60	4.20	
		INN2605 I <sub>D</sub> = 1050 mA	T <sub>J</sub> = 25 °C		1.70	2.00	
			T <sub>J</sub> = 100 °C See Note A		2.70	3.10	
		INN2904 I <sub>D</sub> = 1150 mA	T <sub>J</sub> = 25 °C		3.35	3.95	
			T <sub>J</sub> = 100 °C See Note A		5.55	6.35	
<b>OFF-State Drain Leakage Current</b>	I <sub>DSS1</sub>	V <sub>BPP</sub> = 6.2 V, V <sub>DS</sub> = 80% BV <sub>DSS</sub> V, T <sub>J</sub> = 125 °C See Note H				200	μA
<b>OFF-State Drain Leakage Current</b>	I <sub>DSS2</sub>	V <sub>BPP</sub> = 6.2 V, V <sub>DS</sub> = 325 V, T <sub>J</sub> = 25 °C See Note A, H			15		μA
<b>Breakdown Voltage</b>	BV <sub>DSS</sub>	V <sub>BPP</sub> = 6.2 V T <sub>J</sub> = 25 °C See Note I	INN260x	725			V
			INN2904	900			
<b>Drain Supply Voltage</b>				50			V
<b>Secondary</b>							
<b>FEEDBACK Pin Voltage</b>	V <sub>FB</sub>		T <sub>J</sub> = 25 °C	1.250	1.265	1.280	V
<b>FEEDBACK Pin Auto-Restart Threshold</b>	V <sub>FB(AR)</sub>			V <sub>OUT</sub> -2.3 V	V <sub>OUT</sub> -2 V	V <sub>OUT</sub> -1.6 V	
<b>SECONDARY BYPASS Pin Current at No-Load</b>	I <sub>SNL</sub>		T <sub>J</sub> = 25 °C	265	300	335	μA

Parameter	Symbol	Conditions		Min	Typ	Max	Units
		SOURCE = 0 V $T_{JI} = -40\text{ °C to }+125\text{ °C}$ (Unless Otherwise Specified)					
<b>Secondary (cont.)</b>							
<b>SECONDARY BYPASS Pin Voltage</b>	$V_{BPS}$			4.25	4.45	4.65	V
<b>SECONDARY BYPASS Pin Undervoltage Threshold</b>	$V_{BPS(UVLO)}$			3.45	3.8	4.15	V
<b>SECONDARY BYPASS Pin Undervoltage Hysteresis</b>	$V_{BPS(HYS)}$			0.10	0.65	1.2	V
<b>Output (IS Pin) Current Limit Voltage Threshold</b>	$IS_{VTH}$	$T_J = 25\text{ °C}$	INN2603-2605	34.1	35	35.9	mV
			INN2904		35		
<b>FEEDBACK Pin Auto-Restart Timer</b>	$t_{FB(AR)}$			50			ms
<b>FEEDBACK Pin Short-Circuit</b>	$V_{FB(OFF)}$			80	100	120	mV
<b>Synchronous Rectifier<sup>1</sup></b>							
<b>SYNCHRONOUS RECTIFIER Pin Threshold</b>	$V_{SRTH}$		$T_J = 25\text{ °C}$	-19	-24	-29	mV
<b>SYNCHRONOUS RECTIFIER Pin Pull-Up Current</b>	$I_{SRPU}$		$T_J = 25\text{ °C}$ $C_{LOAD} = 2\text{ nF}, f_s = 100\text{ kHz}$	135	162	185	mA
<b>SYNCHRONOUS RECTIFIER Pin Pull-Down Current</b>	$I_{SRPD}$		$T_J = 25\text{ °C}$ $C_{LOAD} = 2\text{ nF}, f_s = 100\text{ kHz}$	210	250	330	mA
<b>SYNCHRONOUS RECTIFIER Pin Drive Voltage</b>	$V_{SR}$		See Note A	4.2	4.4	4.6	V
<b>Rise Time</b>	$t_R$	$T_J = 25\text{ °C}$ $C_{LOAD} = 2\text{ nF}$ See Note A	0-100%		71		ns
			10-90%		40		
<b>Fall Time</b>	$t_F$	$T_J = 25\text{ °C}$ $C_{LOAD} = 2\text{ nF}$ See Note A	0-100%		32		ns
			10-90%		15		
<b>Output Pull-Up Resistance</b>	$R_{PU}$		$T_J = 25\text{ °C}, V_{SPS} = 4.4\text{ V}$ $I_{SR} = 10\text{ mA}$ , See Note A		11.5		$\Omega$
<b>Output Pull-Down Resistance</b>	$R_{PD}$		$T_J = 25\text{ °C}, V_{SPS} = 4.4\text{ V}$ $I_{SR} = 10\text{ mA}$ , See Note A		3.5		$\Omega$

NOTES:

- A. This parameter is derived from characterization.
- B.  $I_{S1}$  is an estimate of device current consumption at no-load, since the operating frequency is so low under these conditions. Total device consumption at no-load is sum of  $I_{S1}$  and  $I_{DSS2}$  (this does not include secondary losses)
- C. Since the output MOSFET is switching, it is difficult to isolate the switching current from the supply current at the Drain. An alternative is to measure the PRIMARY BYPASS pin current at 6.2 V.
- D. The PRIMARY BYPASS pin is not intended for sourcing supply current to external circuitry.
- E. To ensure correct current limit it is recommended that nominal 0.1  $\mu$ F/1  $\mu$ F/10  $\mu$ F capacitors are used. In addition, the BPP capacitor value tolerance should be equal or better than indicated below across the ambient temperature range of the target application. The minimum and maximum capacitor values are guaranteed by characterization.

Nominal PRIMARY BYPASS Pin Capacitor Value	Tolerance Relative to Nominal Capacitor Value	
	Minimum	Maximum
0.1 $\mu$ F	-60%	+100%
1 $\mu$ F	-50%	+100%
10 $\mu$ F	-50%	N/A

- F. This parameter is derived from the change in current limit measured at 1X and 4X of the di/dt shown in the  $I_{LIMIT}$  specification.
- G. Auto-restart on-time has same temperature characteristics as the oscillator (inversely proportional to frequency).
- H.  $I_{DSS1}$  is the worst-case OFF-state leakage specification at 80% of  $BV_{DSS}$  and the maximum operating junction temperature.  $I_{DSS2}$  is a typical specification under worst-case application conditions (rectified 230 VAC) for no-load consumption calculations.
- I. Breakdown voltage may be checked against minimum  $BV_{DSS}$  specification by ramping Drain voltage up to but not exceeding minimum  $BV_{DSS}$ .
- J. For reference only. This is the total range of current limit threshold which corrects for variations in the current sense bond wire. Both of which are trimmed to set the normalized output constant current.

Typical Performance Characteristics




Figure 26. Breakdown vs. Temperature.




Figure 27. Standard Current Limit vs. di/dt.




Figure 28. Standard Current Limit vs. di/dt, 900 V MOSFET.




Figure 29. Output Characteristic.




Figure 30.  $C_{oss}$  vs. Drain Voltage.




Figure 31. Drain Capacitance Power.

Typical Performance Characteristics




Figure 32. SYNCHRONOUS RECTIFIER DRIVE Pin Negative Voltage.




Figure 33. Drain Capacitance Power, INN2904K, 100 kHz.




Figure 34.  $C_{OSS}$  vs. Drain Voltage, INN2904K.





Figure 35. Output Characteristic, INN2904K MOSFET.


eSOP-R16B



- Notes:
1. Dimensioning and tolerancing per ASME Y14.5M-1994.
  2. Dimensions noted are determined at the outermost extremes of the plastic body exclusive of mold flash, tie bar burrs, gate burrs, and inter-lead flash, but including any mismatch between the top and bottom of the plastic body. Maximum mold protrusion is 0.007 [0.18] per side.
  3. Dimensions noted are inclusive of plating thickness.
  4. Does not include inter-lead flash or protrusions.
  5. Controlling dimensions in inches [mm].
  6. Datums A and B to be determined in Datum H.
  7. Exposed metal at the plastic package body outline/surface between leads 6 and 7, connected internally to wide lead 3/4/5/6.

## PACKAGE MARKING

## eSOP-R16B



- A. Power Integrations Registered Trademark
- B. Assembly Date Code (last two digits of year followed by 2-digit work week)
- C. Product Identification (Part #/Package Type)
- D. Lot Identification Code

PI-7801-111915


## MSL Table

Part Number	MSL Rating
INN2603	3
INN2604	3
INN2605	3
INN2904	3

## ESD and Latch-Up Table

Test	Conditions	Results
Latch-up at 125 °C	JESD78D	> ±100 mA or > 1.5 V (max) on all pins
Human Body Model ESD	ANSI/ESDA/JEDEC JS-001-2014	> ±2000 V on all pins
Machine Model ESD	JESD22-A115C	> ±200 V on all pins

## Part Ordering Information





---

# Notes

Revision	Notes	Date
B	Code A Data Sheet.	08/15
C	Modified page 1 sub-header text. Corrected SOURCE Pin description on page 3 and bottom side of PCB layout in Figure 17. Added ESD/Latch-Up table and Package Marking.	11/15
D	Corrected OUTPUT VOLTAGE Pin Auto-Restart Threshold section. Updated Figure 1 and Figure 4, removed Secondary-Side Current Rating. Updated parameters: $I_{S1}$ , $I_{S2}$ , $I_{CH1}$ , $I_{CH2}$ , $I_{UV+}$ , $I_{UV-}$ , $t_{UV+}$ , $t_{UV-}$ , $I_{OV+}$ , $I_{OV-}$ , $t_{OV+}$ , $t_{OV-}$ , $V_V$ , $I_{LIMIT}$ , $I_{LIMIT-1}$ , $I_{LIMIT+1}$ , $R_{DS(ON)}$ , $I_{SNL}$ , $I_{S_{VTH}}$ , $V_{FB(OFF)}$ , $I_{SRPU}$ , $I_{SRPD}$ . Revised 4th bullet point in Highly Integrated, Compact Footprint section under Product Highlights on page 1.	01/16
E	Added INN2904 900 V series.	03/16
F	Updated Pin 8 and added Pin 9 information under Pin Functional Description on page 3.	04/17
G	Updated text in Line Voltage Monitor, Output Overvoltage Protection, Applications Example, Bias Winding and External Bias Circuit and Output Voltage Feedback Circuit sections. Added 4 new waveform schematics in Bias Winding and External Bias Circuit section. Added 1 new figure in Applications Example section.	09/17

### For the latest updates, visit our website: [www.power.com](http://www.power.com)

Power Integrations reserves the right to make changes to its products at any time to improve reliability or manufacturability. Power Integrations does not assume any liability arising from the use of any device or circuit described herein. POWER INTEGRATIONS MAKES NO WARRANTY HEREIN AND SPECIFICALLY DISCLAIMS ALL WARRANTIES INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF THIRD PARTY RIGHTS.

### Patent Information

The products and applications illustrated herein (including transformer construction and circuits external to the products) may be covered by one or more U.S. and foreign patents, or potentially by pending U.S. and foreign patent applications assigned to Power Integrations. A complete list of Power Integrations patents may be found at [www.power.com](http://www.power.com). Power Integrations grants its customers a license under certain patent rights as set forth at <http://www.power.com/ip.htm>.

### Life Support Policy

POWER INTEGRATIONS PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF POWER INTEGRATIONS. As used herein:

1. A Life support device or system is one which, (i) is intended for surgical implant into the body, or (ii) supports or sustains life, and (iii) whose failure to perform, when properly used in accordance with instructions for use, can be reasonably expected to result in significant injury or death to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

The PI logo, TOPSwitch, TinySwitch, SENZero, SCALE, SCALE-iDriver, Qspeed, PeakSwitch, LYTSwitch, LinkZero, LinkSwitch, InnoSwitch, HiperTFS, HiperPFS, HiperLCS, DPA-Switch, CAPZero, Clampless, EcoSmart, E-Shield, Filterfuse, FluxLink, StakFET, PI Expert and PI FACTS are trademarks of Power Integrations, Inc. Other trademarks are property of their respective companies. ©2017, Power Integrations, Inc.

## Power Integrations Worldwide Sales Support Locations

### World Headquarters

5245 Hellyer Avenue  
San Jose, CA 95138, USA  
Main: +1-408-414-9200  
Customer Service:  
Worldwide: +1-65-635-64480  
Americas: +1-408-414-9621  
e-mail: [usasales@power.com](mailto:usasales@power.com)

### China (Shanghai)

Rm 2410, Charity Plaza, No. 88  
North Caoxi Road  
Shanghai, PRC 200030  
Phone: +86-21-6354-6323  
e-mail: [chinasales@power.com](mailto:chinasales@power.com)

### China (Shenzhen)

17/F, Hivac Building, No. 2, Keji Nan  
8th Road, Nanshan District,  
Shenzhen, China, 518057  
Phone: +86-755-8672-8689  
e-mail: [chinasales@power.com](mailto:chinasales@power.com)

### Germany (AC-DC/LED Sales)

Lindwurmstrasse 114  
D-80337 München  
Germany  
Phone: +49-89-5527-39100  
e-mail: [eurosales@power.com](mailto:eurosales@power.com)

### Germany (IGBT Driver Sales)

HellwegForum 1  
59469 Ense  
Germany  
Tel: +49-2938-64-39990  
e-mail: [igbt-driver.sales@power.com](mailto:igbt-driver.sales@power.com)

### India

#1, 14th Main Road  
Vasanthanagar  
Bangalore-560052 India  
Phone: +91-80-4113-8020  
e-mail: [indiasales@power.com](mailto:indiasales@power.com)

### Italy

Via Milanese 20, 3rd. Fl.  
20099 Sesto San Giovanni (MI) Italy  
Phone: +39-024-550-8701  
e-mail: [eurosales@power.com](mailto:eurosales@power.com)

### Japan

Yusen Shin-Yokohama 1-chome Bldg.  
1-7-9, Shin-Yokohama, Kohoku-ku  
Yokohama-shi, Kanagawa  
222-0033 Japan  
Phone: +81-45-471-1021  
e-mail: [japansales@power.com](mailto:japansales@power.com)

### Korea

RM 602, 6FL  
Korea City Air Terminal B/D, 159-6  
Samsung-Dong, Kangnam-Gu,  
Seoul, 135-728, Korea  
Phone: +82-2-2016-6610  
e-mail: [koreasales@power.com](mailto:koreasales@power.com)

### Singapore

51 Newton Road  
#19-01/05 Goldhill Plaza  
Singapore, 308900  
Phone: +65-6358-2160  
e-mail: [singaporesales@power.com](mailto:singaporesales@power.com)

### Taiwan

5F, No. 318, Nei Hu Rd., Sec. 1  
Nei Hu Dist.  
Taipei 11493, Taiwan R.O.C.  
Phone: +886-2-2659-4570  
e-mail: [taiwansales@power.com](mailto:taiwansales@power.com)

### UK

Building 5, Suite 21  
The Westbrook Centre  
Milton Road  
Cambridge  
CB4 1YG  
Phone: +44 (0) 7823-557484  
e-mail: [eurosales@power.com](mailto:eurosales@power.com)