# 1.54 inch E-paper Display Series

BLGDEP015OC1

## 1. Over View

The display is a TFT active matrix electrophoretic display, with interface and a reference system design. The 1.54inch active area contains  $200 \times 200$  pixels, and has 1-bit full display capabilities. An integrated circuit contains gate buffer, source buffer, interface, timing control logic, oscillator, DC-DC. SRAM, LUT, VCOM, and border are supplied with each panel.


#### 2. Features

- High contrast
- High reflectance
- Ultra wide viewing angle
- Ultra low power consumption
- Pure reflective mode
- Bi-stable
- Commercial temperature range
- Landscape, portrait mode
- Antiglare hard-coated front-surface
- Low current deep sleep mode
- On chip display RAM
- Waveform stored in On-chip OTP
- Serial peripheral interface available
- On-chip oscillator
- On-chip booster and regulator control for generating VCOM, Gate and source driving voltage.
- Available in COG package IC thickness 300um

## 3. Mechanical Specifications

Parameter	Specifications	Unit	Remark
Screen Size	1.54	Inch	
Display Resolution	200(H)×200(V)	Pixel	DPI: 184
Active Area	27.6(H)×27.6(V)	mm	
Pixel Pitch	0.138×0.138	mm	
Pixel Configuration	Square		
Outline Dimension	31.8(H)×37.32(V) ×1.05(D)	mm	
Weight	4±0.5	g	

## 4. Mechanical Drawing of EPD module



## 5. Input/Output Terminals

Pin #	Туре	Single	Description	Remark
1		NC	No connection and do not connect with other NC pins	Keep Open
2	О	GDR	N-Channel MOSFET Gate Drive Control	
3	О	RESE	Current Sense Input for the Control Loop	
4	С	VGL	Negative Gate driving voltage	
5	С	VGH	Positive Gate driving voltage	
6		NC	Keep Open	
7		NC	Keep Open	
8	I	BS1	Bus selection pin	Note 5-5
9	О	BUSY	Busy state output pin	Note 5-4
10	I	RES#	Reset	Note 5-3
11	I	D/C #	Data /Command control pin	Note 5-2
12	I	CS#	Chip Select input pin	Note 5-1
13	I/O	D0	serial clock pin (SPI)	
14	I/O	D1	serial data pin (SPI)	
15	I	VDDIO	Power for interface logic pins	
16	I	VCI	Power Supply pin for the chip	
17		VSS	Ground	
18	С	VDD	Core logic power pin	
19	С	VPP	Power Supply for OTP Programming	
20	C	VSH	Positive Source driving voltage	
21	С	PREVGH	Power Supply pin for VGH and VSH	
22	С	VSL	Negative Source driving voltage	
23	C	PREVGL	Power Supply pin for VCOM, VGL and VSL	
24	С	VCOM	VCOM driving voltage	

- **Note 5-1**: This pin (CS#) is the chip select input connecting to the MCU. The chip is enabled for MCU communication only when CS# is pulled Low.
- Note 5-2: This pin (D/C#) is Data/Command control pin connecting to the MCU. When the pin is pulled HIGH, the data will be interpreted as data. When the pin is pulled Low, the data will be interpreted as

command.

- Note 5-3: This pin (RES#) is reset signal input. The Reset is active Low.
- Note 5-4: This pin (BUSY) is Busy state output pin. When Busy is High, the operation of chip should not be interrupted and any commands should not be issued to the module. The driver IC will put Busy pin High when the driver IC is working such as:
  - Outputting display waveform; or
  - Programming with OTP
- **Note 5-5**: This pin (BS1) is for 3-line SPI or 4-line SPI selection. When it is "Low", 4-line SPI is selected. When it is "High", 3-line SPI (9 bits SPI) is selected. Please refer to below Table.

## **Table: Bus interface selection**

BS1	MPU Interface
L	4-lines serial peripheral interface (SPI)
Н	3-lines serial peripheral interface (SPI) – 9 bits SPI

## 6. Command Table

Comm	Command Table											
	D/C#		<b>D7</b>	<b>D6</b>	<b>D5</b>	D4	<b>D3</b>	D2	<b>D1</b>	D0	Command	Description
0	0	01	0	0	0	0	0	0	0	1	Driver Output	Gate setting
0	1	01	A7	A6	A5	A4	A3	A2	A1	A0	control	A[8:0]: MUX setting as A[8:0] + 1
0	1		0	0	0	0	0	0	0	A8		POR = 12Bh + 1 MUX
0	1		0	0	0	0	0	B2	B1	B0		B[2]: GD Selects the 1st output Gate GD=0 [POR], G0 is the 1st gate output channel, gate output sequence is G0,G1, G2, G3, GD=1, G1 is the 1st gate output channel, gate output sequence is G1, G0, G3, G2,  B[1]: SM Change scanning order of gate driver. SM=0 [POR], G0, G1, G2, G3G299 (left and right gate interlaced) SM=1, G0, G2, G4G178, G1, G3,G299  B[0]: TB TB = 0 [POR], scan from G0 to G299 TB = 1, scan from G299 to G0.
0	0	0C	0	0	0	0	1	1	0	0	Booster Soft start	Booster Enable with Phase 1, Phase
0	1		1	$A_6$	$A_5$	$A_4$	$A_3$	$A_2$	$A_1$	$A_0$	Control	2 and Phase 3 for soft start current
0	1		1	$B_6$	$\mathbf{B}_{5}$	$B_4$	$B_3$	$B_2$	$B_1$	$\mathrm{B}_0$		setting.
0	1		1	C <sub>6</sub>	C <sub>5</sub>	C <sub>4</sub>	C <sub>3</sub>	C <sub>2</sub>	C <sub>1</sub>	C <sub>0</sub>		A[7:0] -> Soft start setting for Phase1 = 87h [POR] B[7:0] -> Soft start setting for Phase2 = 86h [POR] C[7:0] -> Soft start setting for Phase3 = 85h [POR]
0	0	0F	0	0	0	0	1	1	1	1	Gate scan start	Set the scanning start position of the
0	1		$A_7$	$A_6$	$A_5$	$A_4$	$A_3$	$A_2$	$\mathbf{A}_{1}$	$A_0$	position	gate driver. The valid range is from 0 to 299.
0	1		0	0	0	0	0	0	0	A <sub>8</sub>		When TB=0: SCN [8:0] = A[8:0] A[8:0] = 000h [POR] When TB=1: SCN [8:0] = 299 - A[8:0] A[8:0] = 000h [POR]

R/W#	D/C#	Hex	<b>D7</b>	<b>D6</b>	D5	D4	<b>D3</b>	D2	D1	D0	Command	Description
0	0	10	0	0	0	1	0	0	0	0	Deep Sleep mode	Deep Sleep mode Control
0	1		0	0	0	0	0	0	0	$A_0$		A[0]: Description 0 Normal Mode [POR] 1 Enter Deep Sleep Mode
0	0	11	0	0	0	1	0	0	0	1	Data Entry mode	Define data entry sequence
0	1		0	0	0	0	0	A <sub>2</sub>	Al	$A_0$	setting	A [1:0] = ID[1:0] Address automatic increment / decrement setting The setting of incrementing or decrementing of the address counter can be made independently in each upper and lower bit of the address.  00 -Y decrement, X decrement, 01 -Y decrement, X increment, 11 -Y increment, X increment, 12 = AM Set the direction in which the address counter is updated automatically after data are written to the RAM.  AM= 0, the address counter is updated in the X direction. [POR]  AM = 1, the address counter is updated in the Y direction.
0	0	12	0	0	0	1	0	0	1	0	SWRESET	It resets the commands and parameters to their S/W Reset default values except R10h-Deep Sleep Mode Note: RAM are unaffected by this command.
0	0	1A	0	0	0	1	1	0	1	0		Write to temperature register.
0	1		A <sub>7</sub>	$A_6$	$A_5$	$A_4$	$A_3$	$A_2$	$A_1$	$A_0$	Control (Write to	A[7-0] MCD-+- 011111111FDCD3
0	1		$\mathbf{B}_7$	$B_6$	$\mathbf{B}_{5}$	$\mathrm{B}_4$	0	0	0	0	temperature register)	A[7:0] – MSByte 01111111[POR] B[7:0] – LSByte 11110000[POR]
0	0	20	0	0	1	0	0	0	0	0	Master Activation	Activate Display Update Sequence  The Display Update Sequence Option is located at R22h  User should not interrupt this operation to avoid corruption of panel images.

R/W#	D/C#	Hex	<b>D7</b>	<b>D6</b>	<b>D5</b>	D4	<b>D3</b>	D2	<b>D1</b>	D0	Command	Description		
0	0	21	0	0	1	0	0	0	0	1	Display	Option for Display Update		
0	1		$A_7$	0	0	$A_4$	$A_3$	$A_2$	$A_1$	$A_0$	Update	Bypass Option used for Pattern Display,		
			,		100	,	3		1		Control 1	which is used for display the	RAM content	
												into the Display		
												OLD RAM Bypass option		
												A [7]		
												A[7] = 1: Enable bypass		
												A[7] = 0: Disable bypass [PC]	OR]	
												A[4] value will be used as for	r bypass.	
												A[4] = 0 [POR]		
												A[1:0] Initial Update Option	- Source	
												Control		
													SD	
												01 [POR] GS0 G	S1	
0	0	22	0	0	1	0	0	0	1	0	Display	Display Update Sequence Op		
0	1		$A_7$	$A_6$	$A_5$	$A_4$	$A_3$	$A_2$	$A_1$	$A_0$	Update	Enable the stage for Master A	Activation	
											Control 2		D	
													Parameter (in Hex)	
												Enable Clock Signal,	(III TICX)	
												Then Enable CP		
												Then Load Temperature		
												value	FF	
												Then Load LUT	[POR]	
												Then INIITIAL DISPLAY Then PATTERN DISPLAY		
												Then Disable CP		
												Then Disable OSC		
												To Enable Clock Signal	80	
												(CLKEN=1)	80	
												To Enable Clock Signal,		
												then Enable CP (CLKEN=1, CPEN=1)	C0	
												To INITIAL DISPLAY +		
												PATTEN DISPLAY	0C	
												To INITIAL DISPLAY	08	
												To DISPLAY PATTEN	04	
												To Disable CP,		
												then Disable Clock Signal	03	
												(CLKEN=1, CPEN=1)		
												To Disable Clock Signal (CLKEN=1)	01	
												Remark:		
												CLKEN=1:		
												If CLS=VDDIO then Enable		
												If CLS=VSS then Enable Ext	ternal Clock	
												CLKEN=0:	020	
												If CLS=VDDIO then Disable AND	OSC	
												INTERNAL CLOCK Signal	= VSS.	
												II. I Eld WIE CEOCK Signal	, 55,	

R/W#	D/C#	Hex	<b>D7</b>	<b>D6</b>	<b>D5</b>	D4	<b>D3</b>	D2	D1	D0	Command	Description
0	0	24	0	0	1	0	0	1	0	0	Write RAM	After this command, data entries will be written into the RAM until another command is written. Address pointers will advance accordingly.
0	0	2C	0	0	1	0	1	0	1	1	Write	Write VCOM register from MCU interface
0	1		A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	$A_2$	$\mathbf{A}_1$	$A_0$	VCOM register	
0	0	32	0	0	1	1	0	0	1	0	Write LUT	Write LUT register from MCU [240 bits],
0	1										register	(excluding the VSH/VSL and Dummy bit)
0	1					* *	TO					
0	1					LU [30 b	ytes]					
0	1					[30 t	yics					
0	1											
0	0	3A	0	0	1	1	1	0	1	0	Set dummy	Set number of dummy line period
0	1		0	$A_6$	$A_5$	$A_4$	$A_3$	$A_2$	$A_1$	$A_0$	line period	A[6:0]: Number of dummy line period in
												term of TGate A[6:0] = 16h [POR] Available setting 0 to 127.
0	0	3C	0	0	1	1	1	1	0	0	Border	Select border waveform for VBD
0	1		A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	0	0	Aı	A <sub>0</sub>	Waveform Control	A [7] Follow Source at Initial Update Display A [7]=0: [POR] A [7]=1: Follow Source at Initial Update Display for VBD, A [6:0] setting are being overridden at Initial Display STAGE.  A [6] Select GS Transition/ Fix Level for VBD A [6]=0: Select GS Transition A[3:0] for VBD A [6]=1: Select FIX level Setting A[5:4] for VBD [POR] A [5:4] Fix Level Setting for VBD  A[5:4] VBD level 00 VSS 01 VSH 10 VSL 11[POR] HiZ  A [1:0] GS transition setting for VBD (Select waveform like data A[3:2] to data A[1:0])  A[1:0] GSA GSB 01 [POR] GSO GS1

R/W#	D/C#	Hex	<b>D7</b>	<b>D6</b>	<b>D5</b>	D4	<b>D3</b>	D2	D1	D0	Command	Description
0	0	44	0	1	0	0	0	1	0	0	Set RAM X -	Specify the start/end positions of the
0	1		0	0	0	$A_4$	$A_3$	A <sub>2</sub>	$A_1$	$A_0$	address Start / End	window address in the X direction by
0	1		0	0	0	$B_4$	$B_3$	$B_2$	$\mathbf{B}_1$	$B_0$	position	an address unit
												A[4:0]: XSA[4:0], XStart, POR = 00h B[4:0]: XEA[4:0], XEnd, POR = 18h
0	0	45	0	1	0	0	0	1	0	1	Set Ram Y- address	Specify the start/end positions of the
0	1		$A_7$	$A_6$	$A_5$	$A_4$	$A_3$	$A_2$	$A_1$	$A_0$	Start / End position	window address in the Y direction by
0	1		0	0	0	0	0	0	0	$A_8$		A[8:0]: YSA[8:0], YStart, POR = 000h
0	1		$\mathbf{B}_7$	$B_6$	$\mathbf{B}_{5}$	$B_4$	$\mathbf{B}_3$	$B_2$	$\mathbf{B}_1$	$B_0$		B[8:0]: YEA[8:0], YEnd, POR =
0	1		0	0	0	0	0	0	0	$B_8$		12Bh
0	0	4E	0	1	0	0	1	1	1	0	Set RAM X address	Make initial settings for the RAM X
0	1		0	0	0	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	$A_1$	$A_0$	counter	address in the address counter (AC) A[4:0]: XAD[4:0], POR is 00h
0	0	4F	0	1	0	0	1	1	1	1	Set RAM Y address	Make initial settings for the RAM Y
0	1		$A_7$	$A_6$	$A_5$	$A_4$	$A_3$	$A_2$	$A_1$	$A_0$	counter	address in the address counter (AC)
0	1		0	0	0	0	0	0	0	$A_8$		A[8:0]: YAD8:0], POR is 000h
0	1	FF	1	1	1	1	1	1	1	1	NOP	This command is an empty command; it does not have any effect on the display module. However it can be used to terminate Frame Memory Write or Read Commands.

## 7. Electrical Characteristics

## 7-1) Absolute maximum rating

Parameter	Symbol	Rating	Unit
Logic Supply Voltage	$V_{CI}$	-0.5 to +3.6	V
Logic Input Voltage	$V_{\rm IN}$	-0.5 to VCI +0.5	V
Logic Output Voltage	$V_{OUT}$	-0.5 to VCI +0.5	V
Operating Temp. range	$T_{OPR}$	0 to +50	$^{\circ}$
Storage Temp. range	T <sub>STG</sub>	-25 to +70	$^{\circ}$ C

## 7-2) Panel DC Characteristics


The following specifications apply for : VSS = 0V, VCI = 3.0V, TA =  $25^{\circ}$ C

Parameter	Symbol	Conditions	Min	Тур	Max	Unit	
Single ground	V <sub>SS</sub>	-	-	0	-	V	
Logic Supply Voltage	VCI	-	2.4	3.3	3.7	V	
High level input voltage	VIH	-	0.8VCI	-	-	V	
Low level input voltage	VIL	-	-	-	0.2VCI	V	
High level output voltage	VOH	IOH= -100uA	0.9VCI	-	-	V	
Low level output voltage	VOL	IOH= 100uA	-	-	0.1VCI	V	
Image update current	I <sub>UPDATE</sub>	-	-	8	10	mA	
Standby panel current	Istandby	-	-	-	5	uA	
Power panel (update)	P <sub>UPDATE</sub>	-	-	26.4	-	mW	
Standby power panel	P <sub>STBY</sub>	-	-	-	0.0165	mW	
Operating temperature	-	-	0	-	50	$^{\circ}$ C	
Storage temperature	-	-	-25	-	70	$^{\circ}$ C	
Image update Time at	_	_	_	680	_	ms	
25 ℃				000		1113	
Partial image update Time	_	_	_	280	_	ms	
at 25 ℃	204		505	200	****	1113	
		DC/DC off					
Deep sleep mode current	VCI	No clock	~	2	5	uA	
Deep sieep mode current	VCI	No input load	_	2	3	uA	
		Ram data not retain					
		DC/DC off					
Class was do sussessed	VCI	No clock		25	50	uA	
Sleep mode current	VCI	No input load	_	35	50		
		Ram data retain					

- The Typical power consumption is measured with following pattern transition: from horizontal 2 gray scale pattern to vertical 2 gray scale pattern.(Note 7-1)
- The standby power is the consumed power when the panel controller is in standby mode.
- The listed electrical/optical characteristics are only guaranteed under the controller & waveform provided by Good Display.

- Vcom is recommended to be set in the range of assigned value  $\pm$  0.1V.

**Note 7-1:** The Typical power consumption



## 7-3) Panel AC Characteristics

## 7-3-1) Oscillator frequency

The following specifications apply for : VSS = 0V, VCI = 3.0V,  $T_A = 25$  °C

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Internal Oscillator frequency	Fosc	VCI=2.4 to 3.7V	0.95	1	1.05	MHz

## 7-3-2) MCU Interface

## 7-3-2-1) MCU Interface Selection

In this module, there are 4-wire SPI and 3-wire SPI that can communicate with MCU. The MCU interface mode can be set by hardware selection on BS1 pins. When it is "Low", 4-wire SPI is selected. When it is "High", 3-wire SPI (9 bits SPI) is selected.

Pin Name	Data/Comm	and Interface	Control Signal				
Bus interface	D1	D0	CS#	D/C#	RES#		
SPI4	SDin	SCLK	CS#	D/C#	RES#		
SPI3	SDin	SCLK	CS#	L	RES#		

Table 7-1: MCU interface assignment under different bus interface mode

Note 7-2: L is connected to VSS

Note 7-3: H is connected to VCI

## 7-3-2-2) MCU Serial Interface (4-wire SPI)

The 4-wire SPI consists of serial clock SCLK, serial data SDIN, D/C#, CS#. In SPI mode, D0 acts as SCLK, D1 acts as SDIN.

Function	CS#	D/C#	SCLK
Write Command	L	L	1
Write data	L	Н	1

**Table 7-2: Control pins of 4-wire Serial Peripheral interface** 

Note 7-4: ↑stands for rising edge of signal

SDIN is shifted into an 8-bit shift register in the order of D7, D6, ... D0. The data byte in the shift register is written to the Graphic Display Data RAM (RAM) or command register in the same clock. Under serial mode, only write operations are allowed.




Figure 7-1: Write procedure in 4-wire Serial Peripheral Interface mode

## 7-3-2-3) MCU Serial Interface (3-wire SPI)

The 3-wire serial interface consists of serial clock SCLK, serial data ADIN and CS#.

In 3-wire SPI mode,D0 acts as SCLK, D1 acts as SDIN, The pin D/C# can be connected to an external ground.

The operation is similar to 4-wire serial interface while D/C# pin is not used. There are altogether 9-bits will be shifted into the shift register on every ninth clock in sequence: D/C# bit, D7 to D0 bit. The D/C# bit (first bit of the sequential data) will determine the following data byte in shift register is written to the Display Data RAM (D/C# bit = 1) or the command register (D/C# bit = 0). Under serial mode, only write operations are allowed.

Function	CS#	D/C#	SCLK
Write Command	L	Tie LOW	1
Write data	L	Tie LOW	1

Table 7-3: Control pins of 3-wire Serial Peripheral Interface

**Note 7-5**: ↑stands for rising edge of signal




Figure 7-2: Write procedure in 3-wire Serial Peripheral Interface mode

## 7-3-3) Timing Characteristics of Series Interface

(VCI - VSS = 1.8 V to 2.0 v ,  $T_A$  = 25  $^{\circ}\text{C}$  ,  $C_L$  = 20 pF)

Symbol	Parameter	Min	Тур	Max	Unit
t <sub>cycle</sub>	Clock Cycle Time	250	.=	-	ns
$t_{AS}$	Address Setup Time	150	-	-	ns
t <sub>AH</sub>	Address Hold Time	150	-	-	ns
$t_{CSS}$	Chip Select Setup Time	120	-	-	ns
$t_{CSH}$	Chip Select Hold Time	60	-	-	ns
$t_{ m DSW}$	Write Data Setup Time	50	-	-	ns
$t_{ m DHW}$	Write Data Hold Time	15	-	-	ns
t <sub>CLKL</sub>	Clock Low Time	100	-	-	ns
t <sub>CLKH</sub>	Clock High Time	100	-	-	ns
$t_{R}$	Rise Time [20%~80%]	-	-	15	ns
$t_{\mathrm{F}}$	Fall Time [20%~80%]	-	-	15	ns

**Table 7-4: Serial Peripheral Interface Timing Characteristics** 





Figure 7-3: Serial peripheral interface characteristics

## **7-4) Power Consumption**

Parameter	Symbol	Conditions	TYP	Max	Unit	Remark
Panel power consumption during update	-	-	26.4	40	mW	-
Power consumption in standby mode	-	-	-	0.017	mW	-


## 7-5) Reference Circuit




#### Note:

- 1. Inductor L1 is wire-wound inductor. There are no special requirements for other parameters.
- 2. Suggests using Si1304BDL or Si1308EDL TUBE MOS (Q1), otherwise it may affect the normal boost of the circuit.
- 3. The default circuit is 4-wire SPI. If the user wants to use 3-wire SPI, the resistor R4 can be removed when users design.
- 4. Default voltage value of all capacitors is 50V.

## 7-6) Block Diagram



## 8. Typical Operating Sequence Normal Operation Flow



## 9. Optical characteristics

## 9-1) Specifications

Measurements are made with that the illumination is under an angle of 45 degrees, the detection is perpendicular unless otherwise specified.

T=25°C

SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮРЕ	MAX	UNIT	Note
R	Reflectance	White 30 35			%	Note	
K	Reflectance			33	-	70	9-1
Gn	2Grey Level	-	-	DS+(WS-DS) xn (m-1)	-	L*	-
CR	Contrast Ratio	indoor	8		-	1-1	-
Danal'a lifa		0°C 50°C		1000000 times on 5 years			Note
Panel's life		0°C~50°C		1000000 times or 5 years			9-2

WS: White state, DS: Dark state

Gray state from Dark to White: DS, WS

m:2

Note 9-1: Luminance meter: Eye – One Pro Spectrophotometer


Note 9-2: When work in temperature below 0 degree or above 50 degree, we do not recommend because the panel's life will not be guaranteed

## 9-2) Definition of contrast ratio

The contrast ratio (CR) is the ratio between the reflectance in a full white area (R1) and the reflectance in a dark area (Rd)():

R1: white reflectance Rd: dark reflectance

CR = R1/Rd




## 9-3) Reflection Ratio

The reflection ratio is expressed as:

 $R = Reflectance Factor_{white board} x (L_{center} / L_{white board})$ 

 $L_{center}$  is the luminance measured at center in a white area (R=G=B=1) .  $L_{white\,board}$  is the luminance of a standard white board . Both are measured with equivalent illumination source . The viewing angle shall be no more than 2 degrees .



## 10. HANDLING, SAFETY AND ENVIROMENTAL REQUIREMENTS

#### WARNING

The display glass may break when it is dropped or bumped on a hard surface . Handle with care.

Should the display break, do not touch the electrophoretic material. In case of contact with electrophoretic material, wash with water and soap.

#### **CAUTION**

The display module should not be exposed to harmful gases, such as acid and alkali gases, which corrode electronic components.

Disassembling the display module can cause permanent damage and invalidate the warranty agreements.

Observe general precautions that are common to handling delicate electronic components . The glass can break and front surfaces can easily be damaged . Moreover the display is sensitive to static electricity and other rough environmental conditions.

Data sheet status				
Product specification	The data sheet contains final product specifications.			
Limiting values				

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134).

Stress above one or more of the limiting values may cause permanent damage to the device.

These are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

#### **Application information**

Where application information is given, it is advisory and dose not form part of the specification.

Product Environmental certification				
ROHS				


## 11. Reliability test

11. 1	11. Reliability test							
	TEST ITEMS	CONDITION	METHOD	REMARK				
1	High-Temperature Operation	T = 50 °C ,30% for 240 hrs	IEC 60 068-2-2Bp					
2	Low-Temperature Operation	T = 0°C for 240 hrs	IEC 60 068-2-2Ab					
3	High-Temperature Storage	$T = +70^{\circ}\text{C}$ , 23% for 240 hrs Test in white pattern	IEC 60 068-2-2Bp					
4	Low-Temperature Storage	T = -25°C for 240 hrs Test in white pattern	IEC 60 068-2-2Ab					
5	High Temperature, High- Humidity Operation	T=+40°C,RH=90%for168hrs	IEC 60 068-2-3CA					
6	High Temperature, High- Humidity Storage	T=+60°C,RH=80%for240hrs Test in white pattern	IEC 60 068-2-3CA					
7	Temperature Cycle	[-25°C 30mins]→ [+70°C 30mins] ,70cycles Test in white pattern	IEC 60 068-2-14NB					
8	UV exposure Resistance	765 W/m <sup>2</sup> for 168 hrs,40°C	IEC 60 068-2-5 Sa					
9	Electrostatic discharge	Air-mode:+/-8kV, Contact-mode:+/-6kV, 330 Ω ,150pF	IEC61000-4-2					
10	Package Vibration	1.04G,Frequency: 10~500Hz Direction: X,Y,Z Duration:1hours in each direction	Full packed for shipment					
11	Package Drop Impact	Drop from height of 122 cm on Concrete surface Drop sequence:1 corner, 3edges, 6face One drop for each.	Full packed for shipment					
12	Altitude test Operation	700hPa (=3000 m),48Hr						
13	Altitude test Storage	260hPa ( =10000 m ),48Hr Test in white pattern						
14	Stylus Tapping	POLYACETAL Pen: Top R:0.8mm Load: 300gf Speed: 30times/min Total 13,500times,	Test should be done with a bezel	Pass criteria – no glass breakage or damage to microcapsules				

Actual EMC level to be measured on customer application.

Note: The protective film must be removed before temperature test.

# 12. Packing



# WWW.DART.RU