

OLED DISPLAY MODULE

Product Specification

CUSTOMER	Standard	
PRODUCT NUMBER	BLKD0280LEDN001	
CUSTOMER APPROVAL		Date

- Approval for Specification only
- Approval for Specification and Sample

TABLE OF CONTENTS

1	MAIN FEATURES	4
2	MECHANICAL SPECIFICATION.....	5
2.1	MECHANICAL CHARACTERISTICS	5
2.2	MECHANICAL DRAWING	6
3	ELECTRICAL SPECIFICATION.....	7
3.1	ABSOLUTE MAXIMUM RATINGS	7
3.2	ELECTRICAL CHARACTERISTICS	8
3.3	INTERFACE PIN ASSIGNMENT	9
3.4	BLOCK DIAGRAM	11
3.5	TIMING CHARACTERISTICS	12
4	OPTICAL SPECIFICATION.....	16
4.1	OPTICAL CHARACTERISTICS.....	16
5	FUNCTIONAL SPECIFICATION	17
5.1	COMMANDS	17
5.2	POWER DOWN AND UP SEQUENCE.....	17
5.3	RESET CIRCUIT	17
5.4	ACTUAL APPLICATION EXAMPLE	18
6	PACKAGING.....	18
6.1	LABELLING AND MARKING	19
7	QUALITY ASSURANCE SPECIFICATION.....	20
7.1	CONFORMITY	20
7.2	DELIVERY ASSURANCE	20
7.3	DEALING WITH CUSTOMER COMPLAINTS	26
8	RELIABILITY SPECIFICATION	27
8.1	RELIABILITY TESTS	27
8.2	LIFE TIME.....	27
8.3	FAILURE CHECK STANDARD	27
9	HANDLING PRECAUTIONS.....	28
9.1	HANDLING PRECAUTIONS	28
9.2	STORAGE PRECAUTIONS	29
9.3	DESIGNING PRECAUTIONS.....	29
9.4	OTHER PRECAUTIONS	30
9.5	PRECAUTIONS WHEN DISPOSING OF THE OEL DISPLAY MODULES ..	30
10	SUPPORTED ACCESSORIES	31
10.1	DUO KIT.....	31
10.2	TRANSITION BOARD CARD	31
10.3	CONNECTOR BOARD CARD.....	31
10.4	CONNECTOR	31

1 MAIN FEATURES


ITEM	CONTENTS
Display Format	256 x 64 Dots
Colour	White Monochrome
Overall Dimensions	84.00 (W) × 25.80 (H) × 2.00 (D) mm
Viewing Area	71.104 (W) x 19.264 (H) mm
Screen Size	2.80"
Mode	Passive Matrix
Duty ratio	1/64
Driver IC	SSD1322
Operating temperature	-40°C ~ +85°C
Storage temperature	-40°C ~ +90°C

2 MECHANICAL SPECIFICATION

2.1 MECHANICAL CHARACTERISTICS

ITEM	CHARACTERISTIC	UNIT
Display Format	256 x 64	Dots
Overall Dimensions	84.00 (W) × 25.80 (H) × 2.00 (D)	mm
Viewing Area	71.104 (W) x 19.264 (H) mm	mm
Active Area	69.104 (W) x 17.264 (H)	mm
Dot Size	0.254 (W) 0.254 (H)	mm
Dot Pitch	0.27 (W) x 0.27 (H)	mm
Weight	9.01	g
IC Controller/Driver	SSD1322	

2.2 MECHANICAL DRAWING



3 ELECTRICAL SPECIFICATION

3.1 ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Min	Max	Unit	Note
Supply Voltage for Operation	V _{CI}	-0.3	4	V	1, 2
Supply Voltage for Logic	V _{DD}	-0.5	2.75	V	1, 2
Supply Voltage for I/O pins	V _{DDIO}	-0.5	V _{CI}	V	1, 2
Supply Voltage for Display	V _{CC}	-0.5	16	V	1, 2
Operating Current for V _{CC}	I _{CC}	-	60	mA	1,2
Operating Temperature	T _{op}	-40	+85	°C	3
Storage Temperature	T _{st}	-40	+90	°C	3
Static Electricity	Be sure that you are grounded when handling displays.				

Note 1: All the above voltages are on the basis of “VSS = 0V”.

Note 2: When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. Also, for normal operations, it is desirable to use this module under the conditions according to Section 3.2 “Electrical Characteristics”. If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate.

Note 3: The defined temperature ranges do not include the polarizer. The maximum withstood temperature of the polarizer should be 80°C.

3.2 ELECTRICAL CHARACTERISTICS

Item	Symbol	Condition	Min	Typ	Max	Unit
Supply Voltage for Operation	V_{CI}		2.4	2.8	3.5	V
Supply Voltage for Logic	V_{DD}		2.4	2.5	2.6	V
Supply Voltage for I/O Pins	V_{DDIO}		1.65	1.8	V_{CI}	V
Supply Voltage for Display	V_{CC}		11.5	12.0	12.5	V
High Level Input	V_{IH}		$0.8 \times V_{DDIO}$	--	V_{DDIO}	V
Low Level Input	V_{IL}		0	--	$0.2 \times V_{DDIO}$	V
High Level Output	V_{OH}	$I_{OUT}=100\mu A, 3.3MHz$	$0.9 \times V_{DDIO}$	--	V_{DDIO}	V
Low Level Output	V_{OL}	$I_{OUT}=100\mu A, 3.3MHz$	0	--	$0.1 \times V_{DDIO}$	V
Operating Current for V_{CI}	I_{CI}		-	180	300	μA
			-	180	300	μA
Operating Current for V_{CC}	I_{CC}	Note 5	-	15.6	19.5	mA
		Note 6	-	26.1	32.7	mA
		Note 7	-	44.7	55.9	mA
Sleep Mode Current for V_{CI}	$I_{CI,SLEEP}$		-	20	100	μA
Sleep Mode Current for V_{DDIO}	$I_{DDIO,SLEEP}$		-	2	10	μA

Note 4: Brightness (L_{br}) and Supply Voltage for Display (V_{CC}) are subject to the change of panel characteristics and the customers request.

Note 5: $V_{CI} = 2.8V$, $V_{CC} = 12V$, 30% Display Area Turn on.

Note 6: $V_{CI} = 2.8V$, $V_{CC} = 12V$, 50% Display Area Turn on.


Note 7: $V_{CI} = 2.8V$, $V_{CC} = 12V$, 100% Display Area Turn on.

3.3 INTERFACE PIN ASSIGNMENT

No.	Symbol	I/O	Function															
1	N.C. (GND)	--	Reserved Pin (Supporting Pin). The supporting pins can reduce the influences from stresses on the function pins. This pin must be connected to external ground.															
2	VSS	P	Ground of Logic Circuit This is a ground pin. It also acts as a reference for the logic pins. It must be connected to external ground															
3	VCC	P	Power Supply for OEL Panel This is the most positive supply pin of the chip. They must be connected to external source.															
4	VCOMH	P	Voltage Output High Level for COM Signal This pin is the input pin for the voltage output high level for COM signals. A tantalum capacitor should be connected between this pin and VSS.															
5	VLSS	P	Ground of Analog Circuit This is analog ground pin. IT should be connected to VSS externally															
6~13	D7~D0	I/O	Host Data Input/Output Bus These pins are 8-bit bi-directional data bus to be connected to the microprocessors data bus. When serial mode is selected, D1 will be the serial data input SDIN and D0 will be the serial clock input SCLK. Unused pins must be connected to VSS except for D2 in serial mode.															
14	E/RD#	I	Read/Write Enable or Read This pin is MCU interface input. When interfacing to a 68XX-series microprocessor, this pin will be used as the Enable (E) signal. Read/write operation is initiated when this pin is pulled high and the CS# is pulled low. When connecting to an 80XX-microprocessor, this pin receives the Read (RD#) signal. Data read operation is initiated when this pin is low and CS# is pulled low. When serial mode is selected, this pin must be connected to VSS.															
15	R/W#	I	Read/Write Select or Write This pin is MCU interface input. When interfacing to a 68XX-series microprocessor, this pin will be used as Read/Write (R/W#) selection input. Pull this pin to "High" for read mode and pull it "Low" for write mode. When 80XX interface mode is selected, this pin will be the Write (WR#) input. Data write operation is initiated when this pin is pulled low and the CS# is pulled low. When serial mode is selected, this pin must be connected to VSS.															
16 17	BS0 BS1	I	Communicating Protocol Select These pins are MCU interface selection input. See the following table: <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th></th> <th>BS0</th> <th>BS1</th> </tr> </thead> <tbody> <tr> <td>3-wire SPI</td> <td>1</td> <td>0</td> </tr> <tr> <td>4-wire SPI</td> <td>0</td> <td>0</td> </tr> <tr> <td>8-bit 68XX Parallel</td> <td>1</td> <td>1</td> </tr> <tr> <td>8-bit 80XX Parallel</td> <td>0</td> <td>1</td> </tr> </tbody> </table>		BS0	BS1	3-wire SPI	1	0	4-wire SPI	0	0	8-bit 68XX Parallel	1	1	8-bit 80XX Parallel	0	1
	BS0	BS1																
3-wire SPI	1	0																
4-wire SPI	0	0																
8-bit 68XX Parallel	1	1																
8-bit 80XX Parallel	0	1																

18	D/C#	I	<p>Data/Command Control</p> <p>This pin is Data/Command control pin. When the pin is pulled high, the input at D7~D0 is treated as display data. When the pin is pulled low, the input at D7~D0 will be transferred to the command register. For detailed relationship to MCU interface signals, please refer to the Timing Characteristics Diagrams</p>
19	CS#	I	<p>Chip Select</p> <p>This pin is the chip select input. When the pin is enabled for MCU communication only when CS# is pulled low..</p>
20	RES#	I	<p>Power Reset for Controller and Driver</p> <p>This pin is reset signal input. When the pin is low, initialization of the chip is executed.</p>
21	FR	O	<p>Cascade Application Connection Pin</p> <p>This pin is No Connection pins. Nothing should be connected to this pin. It should be left open individually.</p>
22	IREF	I	<p>Current Reference for Brightness Adjustment</p> <p>This pin is segment current reference pin. A resistor should be connected between this pin and VSS. Set the current lower than 10μA</p>
23	N.C.	-	<p>Reserved Pin</p> <p>The N.C. pin between function pins are reserved for compatible and flexible design.</p>
24	VDDIO	P	<p>Power Supply for I/O Pin</p> <p>This pin is a power supply pin of I/O buffer. It should be connected to VDD or external source. All I/O signals should have VIH reference to VDDIO. When I/O signal pins (BS0~BS1, D0~D7, control signals...) pull high, they should be connected to VDDIO.</p>
25	VDD	P	<p>Power Supply for Core Logic Circuit</p> <p>This is a voltage supply pin. It can be supplied externally (within the range of 2.4~2.6V) or regulated internally from VCI. A capacitor should be connected between this pin & VSS under all circumstances.</p>
26	VCI	P	<p>Power Supply for Operation</p> <p>This is a voltage supply pin. It must be connected to external source & always be equal or higher than VDD & VDDIO.</p>
27	VSL	P	<p>Voltage Output Low Level for SEG Signal</p> <p>This is segment voltage reference pin. When external VSL is not used, this pin should be left open. When external VSL is used, this pin should connect with resistor and diode to ground.</p>
28	VLSS	P	<p>Ground of Analog Circuit</p> <p>This is the analog ground pin. It should be connected to VSS externally</p>
29	VCC	I	<p>Power Supply for OEL Panel</p> <p>This is the most positive supply pin of the chip. They should be connected to external source.</p>
30	N.C. (GND)	-	<p>Reserved Pin (Supporting Pin).</p> <p>The supporting pins can reduce the influences from stresses on the function pins. This pin must be connected to external ground.</p>

3.4 BLOCK DIAGRAM



MCU Interface Selection: BS0 and BS1

Pins connected to MCU interface: D7~D0, E/RD#, R/W#, D/C#, CS#, and RES#

C1, C3, C5: 0.1 μ F

C2, C4: 4.7 μ F

C6: 10 μ F

C7: 1 μ F

C8: 4.7 μ F / 25V Tantalum Capacitor

R1 = 680k Ω , $R1 = (\text{Voltage at IREF} - VSS) / IREF$

R2: 50 Ω , 1/4W


D1: $\leq 1.4V$, 0.5W

3.5 TIMING CHARACTERISTICS

3.5.1 68XX-Series MPU Parallel Interface Timing Characteristics:

Symbol	Description	Min	Max	Unit
t_{cycle}	Clock Cycle Time	300	-	ns
t_{AS}	Address Setup Time	10	-	ns
t_{AH}	Address Hold Time	0	-	ns
t_{DSW}	Write Data Setup Time	40	-	ns
t_{DHW}	Write Data Hold Time	7	-	ns
t_{DHR}	Read Data Hold Time	20	-	ns
t_{OH}	Output Disable Time	-	70	ns
t_{ACC}	Access Time	-	140	ns
PW_{CSL}	Chip Select Low Pulse Width (Read) Chip Select Low Pulse Width (Write)	120 60	-	ns
PW_{CSH}	Chip Select High Pulse Width (Read) Chip Select High Pulse Width (Write)	60 60	-	ns
t_R	Rise Time	-	15	ns
t_F	Fall Time	-	15	ns


($V_{DD}-V_{SS} = 2.4V$ to $2.6V$, $V_{DDIO} = 1.6V$, $V_{CI} = 2.8V$, $T_a = 25^\circ C$)



3.5.2 80XX-Series MPU Parallel Interface Timing Characteristics:

Symbol	Description	Min	Max	Unit
t_{cycle}	Clock Cycle Time	300	-	ns
t_{AS}	Address Setup Time	10	-	ns
t_{AH}	Address Hold Time	0	-	ns
t_{DSW}	Write Data Setup Time	40	-	ns
t_{DHW}	Write Data Hold Time	7	-	ns
t_{DHR}	Read Data Hold Time	20	-	ns
t_{OH}	Output Disable Time	-	70	ns
t_{ACC}	Access Time	-	140	ns
t_{PWLR}	Read Low Time	150	-	ns
t_{PWLW}	Write Low Time	60	-	ns
t_{PWHR}	Read High Time	60	-	ns
t_{PWHW}	Write High Time	60	-	ns
t_{CS}	Chip Select Setup Time	0	-	ns
t_{CSH}	Chip Select Hold Time to Read Signal	0	-	ns
t_{CSF}	Chip Select Hold Time	20	-	ns
t_R	Rise Time	-	15	ns
t_F	Fall Time	-	15	ns



($V_{DD}-V_{SS} = 2.4V$ to $2.6V$, $V_{DDIO} = 1.6V$, $V_{CI} = 2.8V$, $T_a = 25^{\circ}C$)



3.5.3 Serial Interface Timing Characteristics: (4-wire SPI)

Symbol	Description	Min	Max	Unit
t_{cycle}	Clock Cycle Time	100	-	ns
t_{AS}	Address Setup Time	15	-	ns
t_{AH}	Address Hold Time	15	-	ns
t_{CSS}	Chip Select Setup Time	20	-	ns
t_{CSH}	Chip Select Hold Time	10	-	ns
t_{DSW}	Write Data Setup Time	15	-	ns
t_{DHW}	Write Data Hold Time	15	-	ns
t_{CLKL}	Clock Low Time	20	-	ns
t_{CLKH}	Clock High Time	20	-	ns
t_R	Rise Time	-	15	ns
t_F	Fall Time	-	15	ns


($V_{DD}-V_{SS} = 2.4V$ to $2.6V$, $V_{DDIO} = 1.6V$, $V_{CI} = 2.8V$, $T_a = 25^\circ C$)



3.5.4 Serial Interface Timing Characteristics: (3-wire SPI)

Symbol	Description	Min	Max	Unit
t_{cycle}	Clock Cycle Time	100	-	ns
t_{AS}	Address Setup Time	15	-	ns
t_{AH}	Address Hold Time	15	-	ns
t_{CSS}	Chip Select Setup Time	20	-	ns
t_{CSH}	Chip Select Hold Time	10	-	ns
t_{DSW}	Write Data Setup Time	15	-	ns
t_{DHW}	Write Data Hold Time	15	-	ns
t_{CLKL}	Clock Low Time	20	-	ns
t_{CLKH}	Clock High Time	20	-	ns
t_{R}	Rise Time	-	15	ns
t_{F}	Fall Time	-	15	ns

($V_{\text{DD}}-V_{\text{SS}} = 2.4\text{V to } 2.6\text{V}$, $V_{\text{DDIO}} = 1.6\text{V}$, $V_{\text{CI}} = 2.8\text{V}$, $T_{\text{a}} = 25^{\circ}\text{C}$)



4 OPTICAL SPECIFICATION

4.1 OPTICAL CHARACTERISTICS

Characteristics	Symbol	Conditions	Min	Typ	Max	Unit
Brightness	L _{br}	With Polarizer (Note 8)	80	100	-	cd/m ²
C.I.E. (Yellow)	(x) (y)	Without Polarizer	0.25 0.27	0.29 0.31	0.33 0.35	
Dark Room Contrast	CR		-	>10000:1	-	
View Angle			-	Free	-	degree

Note 8: Optical measurement taken at V_{CI} = 2.8V, V_{CC} = 12V

5 FUNCTIONAL SPECIFICATION

5.1 COMMANDS


Refer to the Technical Manual for the SSD1322

5.2 POWER DOWN AND UP SEQUENCE

To protect the panel and extend the panel life time, the driver IC power up/down routine should include a delay period between high voltage and low voltage power sources during turn on/off. Such that panel has enough time to charge and discharge before/after operation.


5.2.1 Power up Sequence:

1. Power up V_{CI} & V_{DDIO}
2. Send Display off command
3. Initialization
4. Clear Screen
5. Power up V_{CC}
6. Delay 100ms (when V_{CC} is stable)
7. Send Display on command



5.2.2 Power down Sequence:

1. Send Display off command
2. Power down V_{CC}
3. Delay 100ms (when V_{CC} is reach 0 and panel is completely discharges)
4. Power down V_{CI} & V_{DDIO}



5.3 RESET CIRCUIT

When RES# input is low, the chip initialized with the following status:

1. Display is OFF
2. 480x128 Display Mode
3. Normal segment and display data column and row address mapping (SEG0 mapped to column address 00h and COM0 mapped to row address 00h)
4. Display start line is set at display RAM address 0
5. Column address counter is set at 0
6. Normal scan direction of the COM outputs
7. Contrast control registers is set at 7Fh

7 QUALITY ASSURANCE SPECIFICATION

7.1 CONFORMITY


The performance, function and reliability of the shipped products conform to the Product Specification.

7.2 DELIVERY ASSURANCE

7.2.1 Delivery inspection standards

- IPC-AA610 rev. C, class 2 electronic assemblies standard


7.2.2 Zone definition



7.2.3 Visual inspection


Test and measurement to be conducted under following conditions :

Temperature:	23±5°C
Humidity:	55±15%RH
Fluorescent lamp:	30 W
Distance between the Panel & Eyes of the Inspector:	≥30cm
Distance between the Panel & the lamp:	≥50cm
Finger glove (or finger cover) must be worn by the inspector.	
Inspection table or jig must be anti-electrostatic	



7.2.1 Standard of appearance inspection

Partition	AQL	Definition
Major	0.65	Defects in Pattern Check (Display On)
Minor	1.0	Defects in Cosmetic Check (Display Off)

Check Item	Classification	Criteria
Panel General Chipping	Minor	<p> $X > 6 \text{ mm}$ (Along with Edge) $Y > 1 \text{ mm}$ (Perpendicular to edge) </p> 

8 RELIABILITY SPECIFICATION

8.1 RELIABILITY TESTS

Test Item	Test Condition	Evaluation and assessment
High Temperature Operation	85°C, 500 hrs	The brightness should be greater than 50% of the initial brightness. The operational functions work.
Low Temperature Operation	-40°C, 500 hrs	
High Temperature Storage	90°C, 500 hrs	
Low Temperature Storage	-40°C, 500 hrs	
High Temperature & High Humidity Storage	60°C, 90% RH, 240 hrs	
Thermal Shock Storage	-40°C ↔ 85°C, 100 cycles 30 min. dwell	

- All operation tests are conducted in all display on pattern.
- The samples used for above tests do not include polarizer.
- No moisture condensation is observed during tests.

8.1.1 FAILURE CHECK STANDARD

After the completion of the described reliability test, the samples were left at room temperature for 2 hrs prior to conducting the failure test at 23±5 °C ; 55±15% RH

8.2 LIFE TIME

Item	Description
1	Function, performance, appearance, etc. shall be free from remarkable deterioration within 25,000 hours at 80 cd/m ² , or 15,000 hours at 100 cd/m ² , under ordinary operating and storage conditions of room temperature (25±10 °C), normal humidity (45±20% RH), and in area not exposed to direct sunlight.
2	End of lifetime is specified as 50% of initial brightness.


8.3 FAILURE CHECK STANDARD

After the completion of the described reliability test, the samples were left at room temperature for 2 hrs prior to conducting the failure test at 23±5°C; 55±15% RH.

9 HANDLING PRECAUTIONS

9.1 HANDLING PRECAUTIONS

- 1) Since the display panel is being made of glass, do not apply mechanical impacts such as dropping from a high position.
- 2) If the display panel is broken by some accident and the internal organic substance leaks out, be careful not to inhale nor lick the organic substance.
- 3) If pressure is applied to the display surface or its neighborhood of the OEL display module, the cell structure may be damaged and be careful not to apply pressure to these sections.
- 4) The polarizer covering the surface of the OEL display module is soft and easily scratched. Please be careful when handling the OEL display module.
- 5) When the surface of the polarizer of the OEL display module has soil, clean the surface. It takes advantage of by using following adhesion tape.
 - * Scotch Mending Tape No. 810 or an equivalentNever try to breathe upon the soiled surface nor wipe the surface using cloth containing solvent such as ethyl alcohol, since the surface of the polarizer will become cloudy.
Also, pay attention that the following liquid and solvent may spoil the polarizer:
 - * Water
 - * Ketone
 - * Aromatic Solvents
- 6) Hold OEL display module very carefully when placing OEL display module into the system housing. Do not apply excessive stress or pressure to OEL display module. And, do not over bend the film with electrode pattern layouts. These stresses will influence the display performance. Also, secure sufficient rigidity for the outer cases.



- 7) Do not apply stress to the LSI chips and the surrounding molded sections.
- 8) Do not disassemble nor modify the OEL display module.
- 9) Do not apply input signals while the logic power is off.
- 10) Pay sufficient attention to the working environments when handing OEL display modules to prevent occurrence of element breakage accidents by static electricity.
 - * Be sure to make human body grounding when handling OEL display modules.
 - * Be sure to ground tools to use or assembly such as soldering irons.
 - * To suppress generation of static electricity, avoid carrying out assembly work under dry environments.

* Protective film is being applied to the surface of the display panel of the OEL display module. Be careful since static electricity may be generated when exfoliating the protective film.

- 11) Protection film is being applied to the surface of the display panel and removes the protection film before assembling it. At this time, if the OEL display module has been stored for a long period of time, residue adhesive material of the protection film may remain on the surface of the display panel after removed of the film. In such case, remove the residue material by the method introduced in the above Section 5).
- 12) If electric current is applied when the OEL display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful to avoid the above.

9.2 STORAGE PRECAUTIONS

- 1) When storing OEL display modules, put them in static electricity preventive bags avoiding exposure to direct sun light nor to lights of fluorescent lamps, etc. and, also, avoiding high temperature and high humidity environments or low temperature (less than 0°C) environments. (We recommend you to store these modules in the packaged state when they were shipped from Densitron Technologies Plc.) At that time, be careful not to let water drops adhere to the packages or bags nor let dewing occur with them.
- 2) If electric current is applied when water drops are adhering to the surface of the OEL display module, when the OEL display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful about the above.

9.3 DESIGNING PRECAUTIONS

- 1) The absolute maximum ratings are the ratings which cannot be exceeded for OEL display module, and if these values are exceeded, panel damage may be happen.
- 2) To prevent occurrence of malfunctioning by noise, pay attention to satisfy the VIL and VIH specifications and, at the same time, to make the signal line cable as short as possible.
- 3) We recommend you to install excess current preventive unit (fuses, etc.) to the power circuit (VDD). (Recommend value: 0.5A)
- 4) Pay sufficient attention to avoid occurrence of mutual noise interference with the neighboring devices.
- 5) As for EMI, take necessary measures on the equipment side basically.
- 6) When fastening the OEL display module, fasten the external plastic housing section.
- 7) If power supply to the OEL display module is forcibly shut down by such errors as taking out the main battery while the OEL display panel is in operation, we cannot guarantee the quality of this OEL display module.
- 8) The electric potential to be connected to the rear face of the IC chip should be as follows: US2066
* Connection (contact) to any other potential than the above may lead to rupture of the IC.

9.4 OTHER PRECAUTIONS

- 1) When an OEL display module is operated for a long of time with fixed pattern may remain as an after image or slight contrast deviation may occur. Nonetheless, if the operation is interrupted and left unused for a while, normal state can be restored. Also, there will be no problem in the reliability of the module.
- 2) To protect OEL display modules from performance drops by static electricity rapture, etc., do not touch the following sections whenever possible while handling the OEL display modules.
 - * Pins and electrodes
 - * Pattern layouts such as the FPC
- 3) With this OEL display module, the OEL driver is being exposed. Generally speaking, semiconductor elements change their characteristics when light is radiated according to the principle of the solar battery. Consequently, if this OEL driver is exposed to light, malfunctioning may occur.
 - * Design the product and installation method so that the OEL driver may be shielded from light in actual usage.
 - * Design the product and installation method so that the OEL driver may be shielded from light during the inspection processes.
- 4) Although this OEL display module stores the operation state data by the commands and the indication data, when excessive external noise, etc. enters into the module, the internal status may be changed. It therefore is necessary to take appropriate measures to suppress noise generation or to protect from influences of noise on the system design.
- 5) We recommend you to construct its software to make periodical refreshment of the operation statuses (re-setting of the commands and re-transference of the display data) to cope with catastrophic noise.